Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Slides:

Advertisements

Similar presentations

ECE555 Lecture 5 Nam Sung Kim University of Wisconsin – Madison

Advertisements

Modern VLSI Design 3e: Chapter 3 Copyright 1998, 2002 Prentice Hall PTR Topics n Combinational logic functions. n Static complementary logic gate structures.

COMBINATIONAL LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Static CMOS Circuits.

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.

Progettazione di circuiti e sistemi VLSI La logica combinatoria

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course MOS circuits: basic construction.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

Combinational Circuits

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

Copyright 2001, Regents of University of California Lecture 18: 04/0703 A.R. Neureuther Version Date 04/03/03 EECS 42 Intro. electronics for CS Spring.

Lecture #24 Gates to circuits

Combinational MOS Logic Circuit

Lecture #25 Timing issues

Digital Integrated Circuits A Design Perspective

Complex CMOS Logic Gates

© 2000 Prentice Hall Inc. Figure 6.1 AND operation.

מבוא למעגלים משולבים Copyright UC Berkeley 2001 לוגיקה קומבינטורית מעגלים ספרתים משולבים פרופ ’ יוסי שחם לפי ההרצאות של יאן ראבאי מברקלי.

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.

Digital Integrated Circuits for Communication

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.

EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009

Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 14 Advanced MOS and Bipolar Logic Circuits.

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.

Complementary CMOS Logic Style Construction (cont.) Digital Integrated Circuits© Prentice Hall 1995 Introduction.

Complementary CMOS Logic Style Construction (cont.)

Notices You have 18 more days to complete your final project!

Outline Introduction CMOS devices CMOS technology CMOS logic structures CMOS sequential circuits CMOS regular structures.

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 Digital Integrated Circuits A Design Perspective Designing Combinational Logic Circuits.

ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.

Designing Combinational Logic Circuits

Chapter 6 (I) Designing Combinational Logic Circuits Static CMOS

EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.

Digital Integrated Circuits A Design Perspective

Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Properties of Complementary CMOS Gates.

Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.

Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course MOS circuits: basic construction.

1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 Digital Integrated Circuits A Design Perspective Designing Combinational Logic Circuits.

EE210 Digital Electronics Class Lecture 10 April 08, 2009

Static CMOS Logic Seating chart updates

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.

Solid-State Devices & Circuits

CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.

EE415 VLSI Design. Read 4.1, 4.2 COMBINATIONAL LOGIC.

EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Dynamic CMOS LogicDynamic CMOS Logic V1.0 5/4/2003.

EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Static CMOSStatic CMOS Pass Transistor LogicPass Transistor Logic V1.0.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

Circuit Delay Performance Estimation Most digital designs have multiple signal paths and the slowest one of these paths is called the critical path Timing.

CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (

Cell Design Standard Cells Datapath Cells General purpose logic

Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Design Technologies.

Digital Integrated Circuits for Communication

STICK Diagrams UNIT III : VLSI CIRCUIT DESIGN PROCESSES VLSI DESIGN

ENG2410 Digital Design “CMOS Technology”

COMBINATIONAL LOGIC.

Design Technologies Custom Std Cell Performance Gate Array FPGA Cost.

COMBINATIONAL LOGIC DESIGN

EENG447 Digital IC Design Dr. Gürtaç Yemişcioğlu.

COMBINATIONAL LOGIC - 2.

Chapter 6 (I) CMOS Layout of Complexe Gate

Presentation transcript:

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Overview

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Combinational vs. Sequential Logic

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Static CMOS Circuit At every point in time (except during the switching transients) each gate output is connected to either V DD orV ss via a low-resistive path. The outputs of the gates assume at all times the value of the Boolean function, implemented by the circuit (ignoring, once again, the transient effects during switching periods). This is in contrast to the dynamic circuit class, which relies on temporary storage of signal values on the capacitance of high impedance circuit nodes.

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Static CMOS

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic NMOS Transistors in Series/Parallel Connection Transistors can be thought as a switch controlled by its gate signal NMOS switch closes when switch control input is high

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic PMOS Transistors in Series/Parallel Connection

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Complementary CMOS Logic Style Construction (cont.)

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example Gate: NAND

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example Gate: NOR

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example Gate: COMPLEX CMOS GATE

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic 4-input NAND Gate In1In2In3In4 Vdd GND Out

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Standard Cell Layout Methodology

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Two Versions of (a+b).c

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Logic Graph

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Consistent Euler Path

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example: x = ab+cd

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Properties of Complementary CMOS Gates

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Properties of Complementary CMOS Gates

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Transistor Sizing

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Propagation Delay Analysis - The Switch Model

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic What is the Value of R on ?

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Numerical Examples of Resistances for 1.2 m CMOS

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Analysis of Propagation Delay

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Design for Worst Case

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Influence of Fan-In and Fan-Out on Delay

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic t p as a function of Fan-In

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Fast Complex Gate - Design Techniques

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Fast Complex Gate - Design Techniques (2)

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Fast Complex Gate - Design Techniques (3)

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Fast Complex Gate - Design Techniques (4)

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example: Full Adder

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic A Revised Adder Circuit