28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: COSTS ESTIMATE1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

Slides:

Advertisements

Similar presentations

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Advertisements

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

XFEL Meeting, Hamburg September 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

The DAVE Card Status SCT has developed a new ATLAS trigger card “The card that no-one knew they needed, but now do” Introduction Concept & Motivation Functionality.

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

SCT has developed a new ATLAS trigger card Introduction Concept & Motivation Functionality Overview Production Status ATLAS orders 03/05/20111Dave Robinson.

Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

Calice ECAL Readout Hardware Status report Adam Baird ECAL Meeting 26 Sept 2003 LLR-Ecole Polytechnique.

Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.

Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.

The All IC’s are usually set up in a DIL (Dual In Line) configuration, this is where there are two sets of parallel connections (the pins). As you can.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Interfaces to ROD Crate Components - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane,

Objectives How Microcontroller works

Introduction to the Board Game Counter

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.

Peter JansweijerMROD Production Readiness Review: November 2, 2005Slide 1 Production Readiness Review of the MDT ROD Electronic Design Details.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Changes TIM-2->TIM-3A->TIM-3B - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin.

Digilab2 DIO1 Board. Digilab2 – DIO1 Boards 50 MHz clock mclk Prom socket Spartan IIE.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory17 October 2001 Clock Distribution Scheme LVDS.

CALICE C&C PROPOSAL - DRAFT -4- FOR COMMENTS & CORRECTIONS A) CLOCK : a) 3x EXTERNAL INPUTS : 1) 1x Diff. LVDS ( 2x SMA ) 2) 1x LVTTL/CMOS (?) ( 1x Lemo.

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.

1 Jyväskylä contribution to EMCal / PHOS trigger.

Low Voltage Power Supplies I.Placement II.Size III.Power consumption IV.Cabling V.Regulators board blocs VI.Component selection VII.Schematics VIII.Firmware.

FED Overview VME-FPGA TTCrx BE-FPGA Event Builder Buffers FPGA Configuration Compact Flash Power DC-DC DAQ Interface 12 Front-End Modules x 8 Double-sided.

TEL62 status and plans Elena Pedreschi INFN-Pisa Thursday 08 September 2011 TDAQ WG Meeting at Mainz University.

ATLAS SCT/Pixel TIM FDR/PRR28 July 2004 Resonant Triggers - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

CSC Muon Sorter M. Matveev Rice University January 7, 2003.

ABE425 Engineering Measurement Systems Electronic Parts Dr. Tony E. Grift Dept. of Agricultural & Biological Engineering University of Illinois.

Electronic System Design GroupInstrumentation DepartmentRob HalsallRutherford Appleton Laboratory19 July 2002 Electronic System Design Group CMS Tracker.

ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.

DAQ PC CALICE DAQ architecture Detector Unit : ASICs DIF : Detector InterFace connects Generic DAQ and services LDA : Link / Data Aggregator – fanout /

Transistors to Gates © 2011 Project Lead The Way, Inc.Magic of Electrons.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIMING & JITTER1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

E. Hazen -- Upgrade Week1 HCAL uTCA Readout Plan E. Hazen - Boston University for the CMS HCAL Collaboration.

IC packaging and Input - output signals

AMC13 Project Status E. Hazen - Boston University

Vinculum II Development Modules

AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University

ATLAS SCT/Pixel TIM FDR/PRR

ATLAS SCT/Pixel TIM FDR/PRR

WIRELESS NETWORKING OF

Reverse Engineered PIC-101 DC-DC converter example

Physics & Astronomy HEP Electronics

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

ASSEMBLING THE TIMER Have the PCB in front of you as shown. Make sure there are no copper tracks showing. This side is called the component side.

Ext. +5V / 3A Power Conn. VME J1 VME J2 40-pin DIL HEADER USB MCU JTAG

Debug & Download DIL for USB MCU

John Lane Martin Postranecky, Matthew Warren

Digital Atlas Vme Electronics - DAVE - Module

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

LINECARD Semiconductor - IC Electromechanical Interconnect

40-pin DIL BREAK-OUT HEADER (incl. 4x diff. pairs 2V5 LVDS ) 3 32

Transistors to Gates Transistors to Gates Gateway To Technology

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

PCB-1 HEADER / CONNECTOR

clock DELAY CPLD RS232 DEBUG 4x 8way DIL CLOCK ~50 MHz ASYNC SW

CLK-IN<1-0> 2x LEMOs 00

Ext. +5V / 3A Power Conn. VME J1 VME J2 40-pin DIL HEADER USB MCU JTAG

Trigger Frequency Analysis & Busy/Veto on the SCT TIM

16 ( incl. 2x diff. pairs 2V5 LVDS )

CLK-IN<1-0> 2x LEMOs 00

Presentation transcript:

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: COSTS ESTIMATE1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin Postranecky John Lane, Matthew Warren COSTS ESTIMATE

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: COSTS ESTIMATE2 TIM-3 ( PC3216M ) PARTS COST FOR 20x MODULES ORDERED AND MADE AT THE SAME TIME BASED ON 2003 PRICES AS QUOTED FOR THE 20x SCT & PIXEL TIM-3s ICs £ VAT Discrete components + hardware £ VAT PCB £ VAT OTHER £ VAT GRAND TOTAL : £ VAT COST OF TIM-3

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: COSTS ESTIMATE3 TIM-3 ( PC3216M ) PARTS COST FOR 20x MODULES ORDERED AND MADE AT THE SAME TIME ( BASED ON 2003 PRICES AS QUOTED FOR THE 20x SCT & PIXEL TIM-3s ) A)ICs 7PDU-16F ( Delay lines ), smd VAT 1Xilinx 2S200E-6FG456C ( FPGA-1 ), smd Xilinx 2S600E-7FG456C ( FPGA-2 ), smd Xilinx XC18V02PC44C ( PROM-1 ), smd Xilinx XC18V04PC44C ( PROM-2 ), smd Traco ( dc/dc module ) LP3963ES-1.8 ( dc/dc module ), smd SY100E111JC ( clock driver ), smd MHz ( X-tal oscillator ), dil SPG8640AN ( prog. oscillator ), dil ICS ( Clk. multiplexer ), smd MC100ELT21D ( PECL -> TTL ), smd MC100ELT20D ( TTL -> PECL ), smd MC10H124FN ( TTL -> ECL ), smd MC10H125FN ( ECL -> TTL ), smd MC10192FN ( ECL -> NIM ), smd LVT16244BDL ( LV buffer ), smd LVT244AD ( LV buffer ), smd ALVC164245DL (V/LV tranceivers),smd A10500 ( Delay Line ), dil ABTxxx, smd Fxxx, smd LSxxx, dil Fxxx, dil £ VAT COST OF TIM-3

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: COSTS ESTIMATE4 B)Discrete components + hardware 8Transistors capacitors, smd resistors, smd pack resistors, smd LEDs Fuse + Holder, smd row/160-pin HAR-BUS 64x connectors Harwin Pin headers LEMO connectors CONDO connector other connectors PreciDip SIL connectors DIP sockets Push-button switch way switch, smd Rotary switch Handles Front panel £ VAT CPCB 1Manufacture Assembly £ VAT DOTHER 1F/panel manufacture Boundary scan testing £ VAT GRAND TOTAL : £ VAT +10% contingency £ VAT +20% contingency £ VAT COST OF TIM-3