1 Programmable logic leader covers the playing field for high-performance, low-cost, high-density September 1998 Xilinx set to penetrate new markets with.

Slides:



Advertisements
Similar presentations
Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.
Advertisements

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.
Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.
Configurable System-on-Chip: Xilinx EDK
Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.
Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.
ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.
General FPGA Architecture Field Programmable Gate Array.
Programmable Solutions in Smart Card Readers. ® Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
Agenda Last Year’s Mission The Road Ahead Summary.
CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.
Breaking the Cost Barrier 1 Low-Cost, High-Speed Programmable Solutions No Compromises.
Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
Xilinx Company Overview Presentation First Quarter FY’01 ®
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.
® Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.
File Number Here CPLD Competition. File Number Here Session Objectives  Review Strengths & Weaknesses of key competitors: —Lattice —Vantis —Altera 
PLD (Programmable Logic Device) Wednesday, October 07, ARINDAM CHAKRABORTY LECTURER,DEPT. OF ECE INSTITUTE OF ENGINEERING & MANAGEMENT.
® Programmable Solutions in ISDN Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
Spartan Series FPGAs. Introducing the Xilinx Spartan Series  New Xilinx solution for high-volume applications  No compromises Performance, RAM, Cores,
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
J. Christiansen, CERN - EP/MIC
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
® Programmable Solutions in Digital Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
® Spartan-II High Volume Solutions Overview. ® High Performance System Features Software and Cores Smallest Die Size Lowest Possible Cost.
® Additional Spartan-XL Features. ® Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process.
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
CS-350 TERM PROJECT COMPUTER BUSES By : AJIT UMRANI.
BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.
HardWireTM FpgASIC The Superior ASIC Solution
CoolRunner XPLA3 CPLD Overview - August 2000 File Number Here ®
“Supporting the Total Product Life Cycle”
Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.
Xilinx CPLD Solutions Roadmap
XC9500XL. XC9500XL Overview  Optimized for 3.3-V systems 0.35 micron FastFLASH technology 4 Layers of Metal compatible levels with 5.0/2.5V Reprogramming.
® Xilinx XC9500 CPLDs. ®  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD.
System Bus.
Xilinx at work in Low Power. Large Transformer Mid Transformer Small Transformer Battery Pack Large Dual Cell 2 “D” Small Dual Cell 2 “AAA” Mini Single.
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
Redefining the FPGA. SSTL3 1x CLK 2x CLK LVTTL LVCMOS GTL+ Virtex as a System Component 2x CLK SDRAM Backplane Logic Translators Custom Logic Clock Mgmt.
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
THE COMPUTER MOTHERBOARD AND ITS COMPONENTS Compiled By: Jishnu Pradeep.
World’s Best CPLDs For Low Power, Portable & Remote Applications.
® XC9500XL CPLDs Technical Presentation. ® XC9500XL Overview  Superset of XC9500 CPLD  Optimized for 3.3V systems —compatible levels.
XC5200 Series A low cost gate array alternative Gate Array
Spartan-II + Soft IP = Programmable ASSP
XC9500XV The Industry’s First 2.5V ISP CPLDs
ELEN 468 Advanced Logic Design
Chapter 13 – Programmable Logic Device Architectures
Vs. FLEX 10KA.
XC4000E Series Xilinx XC4000 Series Architecture 8/98
XILINX CPLDs The Total ISP Solution
Xilinx “The Programmable Logic Company”
This is the new logo for the XC4000X family
XC9500XL New 3.3v ISP CPLDs.
XC9500XL New 3.3v ISP CPLDs.
XILINX CPLDs The Total ISP Solution
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
FLASH is the Future for CPLDs
HardWireTM FpgASIC The Superior ASIC Solution
Xilinx Alliance Series
Implementing Logic Gates and Circuits
Presentation transcript:

1 Programmable logic leader covers the playing field for high-performance, low-cost, high-density September 1998 Xilinx set to penetrate new markets with biggest product launch in history of industry

2 Xilinx Product Portfolio 1997 vs.Today Price Density XC9500XL SpartanXL XC4000XLA XC4000XV PricePerformance 500,000 system gates

3 The Xilinx Approach  Business units Focused efforts for specific end markets Dedicated marketing, engineering, and support teams First PLD supplier to re-organize into business units  Mainstream process technologies, common architectures First on mainstream SRAM and Flash technologies First with common architectural platform among families: segmented routing, distributed RAM Once a device is built, the entire family tapes out in a matter of weeks

4 Xilinx Broadbased Announcement  XC9500XL: Industry’s speed and cost leader First 0.35 micron and 3.3V Flash CPLD technology  XC4000XLA: Industry’s fastest and lowest- power 3.3V FPGA  XC4000XV: First 500,000 gate FPGA Doubles FPGA density  SpartanXL: FPGAs for under $3 Xilinx ships 21 new devices in 2H 1998

5 XC9500XL CPLD Key Features  Lowest cost CPLD solution  First ISP CPLD with 10,000 program/erase cycles and 20 year data retention  Highest performance: t PD = 4ns, f SYS = 200 MHz  First CPLD in chip scale packaging (CSP)  Lowest price per macrocell solution Industry’s first 0.35 µm Flash CPLD technology

6 CPLD Process Pioneers Xilinx is CPLD process leader Non-Volatile TechnologyMemories Year used in SPLD/CPLD Pioneer Year used in Bipolar Fuse MMI (AMD) EPROM V EEPROM V FLASH V FLASH Altera EP-series Lattice ispLSI Xilinx XC9500 Xilinx XC9500XL

7 Leadership CPLD Pricing XC9536XL XC9572XL XC95144XL XC95288XL $ 1.20 $ 1.85 $ 5.65 $11.95 $0.03 $0.04 DeviceMacrocellsPricePrice/MC Note: Pricing for 100,000-plus unit quantities in mid-1999

8 Penetrating New CPLD Applications  Motherboards for high-end PCs and servers  PC peripherals and add-on cards DVD players and controller cards Graphics cards  Automotive Engine control Automotive navigation systems (GPS)  Consumer Local Operating Networks (LON) Coffeemakers Toys New price points open up new markets

9 Lowering Cost Across the Supply Chain s 1st with Flash  Only true 0.35 µ m s Stream-lined device/pkg offerings s High volume packages s -10 slowest speed grade s Off-shore sort, test and assembly s Multi-site parallel test LEADING EDGE TECHNOLOGY STREAM-LINED MEMORY STYLE MANUFACTURING Xilinx is lowest cost manufacturer of CPLDs

10 CPLD Process Comparison Fast (0.35 µm drawn length) (0.25 µm effective length) Lattice ispLSI2000V Vantis Mach5LV Altera Max7000A True 3.3V 0.35 µm Derated 5VInefficient 3.3V Slow (0.5 µm drawn length) (0.35 µm effective length) Small Die (0.35 µm metal) Xilinx has fastest CPLDs with smallest die size Big Die (0.5 µm metal)

11 XC4000X Series FPGAs  Doubles performance and density while cutting power and runtimes in half  XC4000XLA Family: Fastest 3.3V FPGAs 200 MHz chip-to-chip speeds  XC4000XV Family: 500,000 system gates Doubles FPGA density Advanced 0.25  m 5LM process  New target applications Gigabit Ethernet Universal Mobile Telephony Service (UMTS)

12 XC4000X Advancements vs. XC4000XL Family Speed Capacity Power Runtime Price 2x More 50% Less

13 XC4000X Competitive Leadership Rel. Power LOWER BIGGER FASTER POWER 500K 250K 208 MHz 111 MHz (Clk-Out + Setup + Hold) 100% 54% Xilinx 4000X-07 Altera FLEX 10K-1 100% bigger 87% faster 46% less power

14 Xilinx Unveils 4 Mb SPROM XC40250XV 1704L1702L XC40250XV 256 Largest configuration SPROM in the industry 256 kbit2 Mb & 4 Mb SPROM Previously Today

15 SpartanXL 3.3 Volt FPGAs LogicSystem Max Price* CellsGates I/Os XCS05XL2382-5K 80$2.95 XCS10XL K 112$4.45 XCS20XL K 160$5.45 XCS30XL K 192$6.95 XCS40XL K 224 $9.90 * 100,000-plus unit price for mid-1999 LogicSystem Max Price* CellsGates I/Os XCS05XL2382-5K 80$2.95 XCS10XL K 112$4.45 XCS20XL K 160$5.45 XCS30XL K 192$6.95 XCS40XL K 224 $9.90 * 100,000-plus unit price for mid-1999  First FPGA below $3.00  Entire family of 5 devices under $10.00 Up to 40,000 system gates with on-chip SelectRAM TM  Programmable logic advantages at ASIC prices

16 Spartan Equals Gate Array Die Size & Cost Gate ArrayFPGA I/O 1998 Gate ArraySpartanXL

17 SpartanXL Addresses High Volume ASIC Applications Consumer ElectronicsQuantity Video200Ku ADSL Modem150Ku Color Printer120Ku LCD Projector100Ku Smartcard Reader100Ku Arcade Game70Ku Audio Equipment50Ku Set-Top Box50Ku Wireless Telephone50Ku PC-RelatedQuantity PC I/O Card100Ku PC Peripheral50Ku PC Video MPEG50Ku Plasma Display Panel50Ku Automotive Automotive tester100Ku PCI multimedia card 50Ku

18 Xilinx Scores at All Densities

19 Reference slides

20 Supports high-growth market segments: Communications, Computers, Consumer New 48-pin CSP: 1/3 size of the VQ44 Uses standard IR techniques for mounting to PC board Chip Scale Packaging Leadership

21 New XC9500XL 3.3V Family XC9536XL Macrocells Usable Gates t PD (ns) f SYSTEM Packages (Max. User I/Os) 44PC (34) 64VQ (36) 48CS (36) 44PC (34) 64VQ(52) 100TQ (72) 48CS (36) XC9572XL TQ (81) 144TQ (117) 144CS (117) XC95144XL TQ (117) 208TQ (168) 352BG (168) XC95288XL CSPs BGA

22 CPLDs Used in Networked Coffeemakers First coffeemakers, next - the world!

23 Local Operating Network Example LON = “Infranet”

24 FastFLASH Die Size Leadership 18% smaller Note: Reported on a per macrocell basis Smallest Die, Lowest Cost Altera Max7128A 128 macrocells EEPROM Xilinx XC95144XL 144 macrocells Flash

25 XLA Yields 65 percent Die Size Reduction XC4000XLA Advanced 0.25 micron process 5 Layers of Metal Relative Die Size = 0.35 XC4000XL 0.35 micron process 3 Layers of Metal Relative Die Size = 1 Process Leadership Delivers Cost Leadership

26 Spartan/XL Customer Profiles Low-VolumeHigh-Volume Volumes thousandshundreds of thousands Design Cycle 1-2 years1-2 quarters Volume Ramp 2-3 years2-3 quarters Product Life 4-6 years4-6 quarters Markets Hi-End Networking, Hi-End Telecom, Industrial Automation Consumer Electronics, PC Related, High-Volume Com. Competition Altera, Lucent, etc.ASICs

27 New Market Opportunities for SpartanXL  Networking Router Bridges Hubs  Telecom Central Office Switching Trunks Base Stations  Data Processing Servers High End System New Applications Network Interface Cards New Applications Handsets Modems Portable Phones Subscriber Interface New Applications Peripheral Card Interface Card New Markets Consumer Set-top boxes Digital TV/Camera Badge/Smart/Credit Card Readers Arcade Game Systems PC-Related I/O Cards Peripherals Video Automotive GPS Systems Internal Cabin Controls

28 Spartan Addresses >$1B of the ASIC Market Gates Gates 40K system gates40% of GA starts Pincount Pin count pins70% of ASIC starts Performance Performance 85 MHz60% of ASIC starts DesignFlow Design FlowVHDL / Verilog>90% of ASIC starts Features Features SelectRAM™75% of ASIC starts Xilinx COREs * Source: Dataquest, 1997 SpecSpartan Design starts*

29 Spartan’s Extensive Core Support Standard Bus Interface Products Peripheral Component Interconnect Bus (PCI) Other Standard Bus Products Digital Signal Processing Correlators Filters Transforms DSP Building Blocks Communications & Networking Products Asynchronous Transfer Mode Forward Error Correction Base-Level Products Basic Elements Math Functions RISC CPU Cores 8-bit RISC core Processor Peripherals UARTs Others Spartan Core Advantages: – Pre-verified in silicon – Much lower cost than ASIC cores – Simple distribution and licensing

30 Cost Effective Cores Replace Standard Devices Core Function XCS30XL Price Percentage of Device Used Effective Function Cost UART $ % $ bit RISC Processor $ % $ bit, 16-tap Symmetrical FIR Filter $ %$1.90 Reed-Solomon Encoder $6.95 6% $0.40 PCI Interface (w/ faster speed) $ % $5.40