Presentation is loading. Please wait.

Presentation is loading. Please wait.

® Xilinx XC9500 CPLDs. ® www.xilinx.com  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD.

Published byFrank Jones Modified over 8 years ago

Similar presentations

Presentation on theme: "® Xilinx XC9500 CPLDs. ® www.xilinx.com  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD."— Presentation transcript:

1 ® Xilinx XC9500 CPLDs

2 ® www.xilinx.com  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD  Highest programming reliability  Most complete IEEE 1149.1 JTAG  Space-efficient packaging, including chip scale pkg XC9500 125MHz XC9500XL 200MHz XC9500XL Key Features Lowest Price Per Macrocell

3 ® www.xilinx.com XC9500XL/XV Architecture Embraces In-System Changes  Advanced, 2nd Generation Pin-Locking —Superior routability with speed  Maximum Flexibility —54-input function block fan-in —90 p-terms per output —3 global, locally invertible clocks —Global set/reset pin —P-term OE per macrocell —Clock enable

4 ® www.xilinx.com XC9500XL/XV System Features  I/O Flexibility —XL:5v tolerant; direct interface to 3.3v & 2.5v —XV:5v tolerant; direct interface to 3.3v, 2.5v & 1.8V  Input hysteresis on all pins  User programmable grounds  Bus hold circuitry for simple bus interface  Easy ATE integration for ISP & JTAG —Fast, concurrent programming times

5 ® www.xilinx.com XC9500XL/XV Family 3.3v ISPXC9536XLXC9572XLXC95144XLXC95288XL 2.5v ISPXC9536XVXC9572XVXC95144XVXC95288XV Macrocells 3672144288 Usable Gates 800160032006400 t pd (ns) XC9500XL 5557.5 t pd (ns) XC9500XV 4556 Registers 3672144288 f SYSTEM XC9500XL XC9500XV 178 200 178 125 151 Packages PC44 CS48 VQ44* VQ64 TQ100 TQ144 CS144PQ208 BG256 FG256* CS280* * available in 2Q00

6 ® www.xilinx.com XC9500 5V Family XC9536 Macrocells Usable Gates t PD (ns) Registers Max. User I/Os 3672108144 216 800160024003200 4800 57.5 10 3672108144 216 3472108133 166 Packages 44VQ 44PC 48CSP 44PC 84PC 100TQ 100PQ 84PC 100TQ 100PQ 160PQ 100TQ 100PQ 160PQ 288 6400 15 288 192 208HQ 352BG 160PQ 208HQ 352BG XC9572XC95108XC95144XC95216XC95288 3/97

7 ® www.xilinx.com Most Complete JTAG Testability  IEEE Std 1149.1 boundary-scan —Testability & advanced system debug/diagnosis —8 instructions supported (incl. CLAMP)  Full support on all family members  Industry-standard ISP interface  Complete 3rd party support

8 ® www.xilinx.com FLASH Technology Enables Rapid Die Size Reduction 1.0x 0.3x 0.2x 0.5x 0.6u/2LM0.5u/3LM0.35u/4LM0.25u/4LM 1996 1998 1999 0.5 µ = 0.5µ transistor with 0.35µ interconnect 5V 3.3V 0.12x 0.18u/5LM 2001 1.8V 0.3x 2.5V DELIVERED On schedule DELIVERED 2000

9 ® www.xilinx.com Xilinx CPLD Process Leadership Non-Volatile TechnologyMemories Year used in SPLD/CPLD Pioneer Year used in Bipolar Fuse19731978MMI (AMD) EPROM19791984 5V EEPROM19861991 5V FLASH19901995 3.3V FLASH19931998 Altera EP-series Lattice ispLSI Xilinx XC9500 Xilinx XC9500XL 2.5V FLASH19962000Xilinx XC9500XV

10 ® www.xilinx.com Web-Powered CPLD Software Integrated CPLD Design Environment —FREE, downloadable solution —VHDL, Verilog & ABEL synthesis —Modular, efficient CPLD design On-line CPLD Design Analysis —Accepts any input —Complete XC9500 Series evaluation —On-line pricing, saves money

11 ® www.xilinx.com Xilinx CPLDs Performance ISP Price Lowest, best value Ultra Low Power CoolRunner Reliability 10,000 program/erase cycles 20 year data retention Technology True, 0.35u Flash Pin-Locking Industry’s Best Density 12% More M/Cs 22V10s to 960 M/Cs JTAG 1149.1 Family Support Packaging TQ/PQ & 0.8mm CSP Silicon Xpresso WebFITTER WebPACK Speed Fast t PD, f SYS

12 ® www.xilinx.com Appendix Slides to Follow

13 ® www.xilinx.com Xilinx Programmable Logic Solutions System Gates XC9500 CPLDs - XC9500XL (3.3v) - XC9500 (5v) - XC9500XV (2.5v) Key Features - 36 to 288 macrocells - High performance - Low cost - In-system programmable - Chip scale packages Spartan FPGAs - SpartanXL (3.3v) - Spartan (5v) Key Features - Low cost ASIC replacement - 5K to 40K system gates - High performance - SelectRAM memory - Chip Scale packages Features 5K1K40K

14 ® www.xilinx.com Supports high-growth market segments: Communications, Computers, Consumer New 48-pin CSP: 1/3 size of the VQ44 Uses standard IR techniques for mounting to PC board Chip Scale Packaging Leadership

Download ppt "® Xilinx XC9500 CPLDs. ® www.xilinx.com  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD."

Similar presentations

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
Design Kit. CoolRunner-II RealDigital CPLDs Advanced.18  process technology JTAG In-System Programming Support – IEEE 1532 Compliant Advanced design.

Design Kit. CoolRunner-II RealDigital CPLDs Advanced.18  process technology JTAG In-System Programming Support – IEEE 1532 Compliant Advanced design.
Programmable Logic Devices

Programmable Logic Devices
PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.

PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.
Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
The Xilinx 95108 CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.

The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.
Programmable Logic Devices by Abdulqadir Alaqeeli 1/27/98.

Programmable Logic Devices by Abdulqadir Alaqeeli 1/27/98.
Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.

Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.
FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.

FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.
Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.

Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.
Adv. Digital Circuit Design

Adv. Digital Circuit Design
Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.
Programmable Solutions in Smart Card Readers. ® www.xilinx.com Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.

Programmable Solutions in Smart Card Readers. ® Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.
® ChipScope ILA TM Xilinx and Agilent Technologies.

® ChipScope ILA TM Xilinx and Agilent Technologies.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January 2000 +

Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.

CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.
Introduction to Xilinx CPLDs

Introduction to Xilinx CPLDs
Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.

Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
Section I Introduction to Xilinx

Section I Introduction to Xilinx

Similar presentations

Ads by Google