Presentation is loading. Please wait.

Presentation is loading. Please wait.

HardWireTM FpgASIC The Superior ASIC Solution

Published byAubrey Watkins Modified over 8 years ago

Similar presentations

Presentation on theme: "HardWireTM FpgASIC The Superior ASIC Solution"— Presentation transcript:

1 HardWireTM FpgASIC The Superior ASIC Solution
CORES

2 Application Engineering
Mission Help our customers with faster time to market and flexible product life cycle management through programmable logic solutions of software, application engineering and silicon Silicon Software Application Engineering

3 ASIC Alternatives Xilinx Product Line Custom Highest Density
ASIC Tools ASIC Xilinx Product Line Custom Transparent Conversion 100% Tested FpgASIC Programmable GA Architecture High Density ASIC Tools FPGA Programmable PAL Architecture Medium Density PAL-like Tools CPLD Programmable AND/OR Architecture Low Density Simple Tools PAL™

4 FPGA Technology Roadmap
Next Generation Up to 400k logic gates 0.25/0.18 XC4000XV Largest Device Density/Performance XC40250XV 0.25 m XC4000XL 2.5 Volt Power Supply Largest Device 30% Faster than XL XC4085XL XC4000EX 0.35 m Largest Device 3.3 Volt Power Supply 2.0M gates XC4000E XC4036EX 2.0M gates 30% faster than EX (175K logic cells) Largest Device 0.5 m (175K logic cells) XC4025E 5 Volt Power Supply in the year in the year 0.5 m 30% faster than E 2001 2001 5 Volt Power Supply 1995 1996 1997 1998 1999 Year

5 FPGA Design Advantages
ASIC Test Vector Generation 40% Reduced Simulation Requirements Hardware Verification Concurrent Development of System Hardware and Software Highly Flexible No Test Vector Generation No Prototype or Re-spin Leadtime Test Vector Generation 40% Simulation 25% Schematic Capture 10% Prototype Test 10% Vendor Interface 10% Specifications - 5% ASIC Design Time by Task * Source: Integrated Circuit Engineering Corporation, 1996

6 The Xilinx Advantage “Design-Once”
FpgASIC Conversion HardWire ASIC FPGA Design FpgASIC Fast Development Time-to-Market Concurrent Engineering Flexibility No Customer Re-design No Customer Vectors All FPGA Features Mask Programmed Pricing Fastest Time from Design Concept to Low-cost Silicon

7 Typical Product Life Cycle Model
Design and prototype with FPGA Production ramp in FPGA during FpgASIC conversion FPGA for production upsides and system E-O-L UNPLANNED UPSIDE PRODUCTION RAMP-UP PROGRAMMABLE VOLUME VOLUME END-OF-LIFE HardWiire FpgASIC

8 Xilinx FPGA + FpgASIC Advantage “Design Once”
Powerful Unique Xilinx Logic Methodology Logic Design FPGA Implementation FPGA ASIC Implementation “Make” Non-Turn-key “Buy” Turn-Key FpgaASIC Implementation Option FpgASIC ASIC Xilinx Holds the Patent on “FPGA Conversion Without Re-Design”

9 HardWire FpgASIC Technology Roadmap
XH4 0.25/ 0.18Technology FPGA-specific Architecture High Performance/Embedded Cores Advanced Mapping XH3 0.5/ 0.35 Technology First FpgASIC High performance/Size-optimized ASIC Core “DesignLock 3” HW2 0.6Technology Sea of Gates Architecture (S.O.G.) Die Size Optimized “DesignLockTM” Conversion Methodology HW1 0.8 Technology FPGA Replica Single Mask Personalization “Direct-Map” Conversion 1992 1994 1997 1998 1999

10 Xilinx Introduces the FpgASIC XH3 HardWire ASIC Family
Built in Xilinx Features Package Optimized Die Sizes Same Proven DESIGNLOCK Flow Performance Optimized for Xilinx FPGA’s Competitive With Commercial ASIC’s What it says! 13

11 XH3 Family Product Support
DEVICE XH XH XH XH XH XH312 DLM USABLE , , , , , ,000 GATES MAX PADS PACKAGES PC84 TQ PQ PQ PQ240 SUPPORTED PC84 PQ PQ BG BG PQ304 PQ TQ BG BG BG352 TQ100 VQ HQ BG432 VQ100 TQ BG352 PQ160 E/EX XC4005 XC XC XC XC XC4028 FPGAs XC4008 XC XC XC XC XC4036 SUPPORTED XC XC XC XC4036 XC4013

12 FPGA + HardWire FpgASIC The Superior ASIC Solution
Benefit ASIC Alternative Flexible Development with FPGA Quickly respond to market requirements Delays for redesign Working silicon at design start with FPGA Early system verification and rapid prototype Can use only simulation to verify design Cost-effective early production device Off-the-shelf availability with no NRE commitment Inventory risk, minimum order qty Turn-key conversion to HardWire FpgASIC Little engineering requirement for cost- reduction Need test vector development by design engineering

13 HardWire FpgASIC Roadmap
* 1st Production submittals

14 FpgASIC Differentiation vs. ASIC
Key Differentiator Customer Benefit DesignLock™ No verification/simulation Same I/O as FPGA Same start-up timing Same RAM as FPGA No test vectors to write FpgASIC Architecture FPGA Compatibility Turn-key Conversion No customer resources

15 Summary FPGA FpgASIC CORES Result: Superior Time-To-Volume
Increased demand for ASIC HardWire ASIC best solution Essential for selling hi-density FPGAs Faster, Denser FPGA FpgASIC CORES Design Trend Result: Superior Time-To-Volume

Download ppt "HardWireTM FpgASIC The Superior ASIC Solution"

Similar presentations

Design Implementation Full Custom ICs, ASICs & PLDs ETEG 431 SG ASIC: Application Specific Integrated Circuit PLD: Programmable Logic Device FPGA: Field.

Design Implementation Full Custom ICs, ASICs & PLDs ETEG 431 SG ASIC: Application Specific Integrated Circuit PLD: Programmable Logic Device FPGA: Field.
FPGA (Field Programmable Gate Array)

FPGA (Field Programmable Gate Array)
Keith Bergevin Senior Design Engineer 4234 54 th St., Bldg 620 Sacramento, Calif. 95652-1521 Phone: (916) 231-1652, Fax: (916) 231-2818

Keith Bergevin Senior Design Engineer th St., Bldg 620 Sacramento, Calif Phone: (916) , Fax: (916)
Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
Programmable Logic Devices

Programmable Logic Devices
Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
The Xilinx 95108 CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.

The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.
Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.

Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.
February 4, 2002 John Wawrzynek

February 4, 2002 John Wawrzynek
Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.
Programmable Solutions in Smart Card Readers. ® www.xilinx.com Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.

Programmable Solutions in Smart Card Readers. ® Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January 2000 +

Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.

CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.
Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.

Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
Section I Introduction to Xilinx

Section I Introduction to Xilinx
XC9000 Series In-System Programming (ISP) and Manufacturing Flows Frank Toth February 20, 2000 ®

XC9000 Series In-System Programming (ISP) and Manufacturing Flows Frank Toth February 20, 2000 ®
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.

Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

Similar presentations

Ads by Google