Presentation is loading. Please wait.

Presentation is loading. Please wait.

XILINX CPLDs The Total ISP Solution

Published byMareke Hausler Modified over 5 years ago

Similar presentations

Presentation on theme: "XILINX CPLDs The Total ISP Solution"— Presentation transcript:

1 XILINX CPLDs The Total ISP Solution

2 Building CPLDs For Total Product Life Cycle Support
XC9500/XL CPLDs Provides Total Solution Built for ISP & Superior Pin-Locking Uses Advanced Flash Technology Complete ISP/ATE Software Support Field Upgrades Proto- typing Product Life Cycle Manufacturing & Test

3 XC9500/XL CPLDs Key Features
Flexible ISP architecture with superior pin-locking XC9500: 5v family XC9500XL: 3.3v family High performance: 4ns pin-to-pin (XL) Full IEEE JTAG 5v/3.3v/2.5v I/O compatibility Highest reprogramming reliability Space-efficient packaging Low cost

4 Xilinx CPLD Process Leadership
Non-Volatile Year used in Year used in SPLD/CPLD Technology Memories SPLD/CPLD Pioneer Bipolar Fuse 1973 1978 MMI (AMD) EPROM 1979 1984 Altera EP-series 5V EEPROM 1986 1991 Lattice ispLSI 5V FLASH 1990 1995 Xilinx XC9500 Xilinx is the world leader in FLASH process technology for CPLDs! The FastFLASH process uses the same device structures as the FLASH memories, which provides benefits in large economies of scale for R&D, and benefits in cost, speed, and foundry availability into the future. The process also allows intrinsic product benefits, including more routing switches in the same chip area, higher programming reliability (measured by endurance), and lower cell capacitance. As has been consistent since the 1970’s, PLD processes have historically leveraged the high-volume memory processes as process drivers, starting with the bipolar fuses. Going forward, FLASH process has become THE standard for non-volatile memory processes, and will become the standard for PLDs as well! 3.3V FLASH 1993 1998 Xilinx XC9500XL 7

5 FLASH Technology Enables Rapid Die Size Reduction

6 CPLD Price Leadership Without Compromises Flexible ISP
tPD = 4ns (‘99); 2.5ns (‘02) Best Pin-Locking Industry Standard JTAG 2.5V (0.25u Flash) in 1999 $20 288 Macrocells $9 $ (unit price) $5.75 144 Macrocells Xilinx CPLDs will take full advantage of the leadership processing capabilities and small die sizes that result from our Flash process. The Flash process allows for constant die size reductions which, in turn, provide our customers with the best cost reduction path for the coming years. Three examples are shown to highlight the cost/price benefits from our Flash process migrations. Today, the 5v and 3.3v product are represented in this graph. From the year 2000 and on, prices represent the 3.3v (XL) and 2.5v (XV) products. Both the XL at 0.35 micron and the XV at 0.25 micron provide the optimum performance/price solution from the year 2000. Low pricing is key to our customer base but we give them the attractive price along with industry-leading product features like speed, pin-locking (pioneered and proven to be critical to ISP users by Xilinx) and full-up, industry standard JTAG. $3.95 $1.20 36 Macrocells $0.80 * Prices are based on 100Ku+, slowest speed grade, lowest cost package

7 Chip Scale Packaging Leadership
Supports high-growth market segments: Communications, Computers, Consumer New 48-pin CSP: 1/3 size of the VQ44 Uses standard IR techniques for mounting to PC board

8 New XC9500XL 3.3V Family XC9536XL XC9572XL XC95144XL XC95288XL
Macrocells 36 72 144 288 Usable Gates 800 1600 3200 6400 tPD (ns) 4 5 5 6 fSYSTEM 200 178 178 151 Packages (Max. User I/Os) 44PC (34) 64VQ (36) 48CS (36) 44PC (34) 64VQ(52) 100TQ (72) 48CS (38) 100TQ (81) 144TQ (117) 144CS (117) 144TQ (117) 208PQ (168) 352BG (192) The family is planned with 6 devices in the most popular macrocell densities. Note the full complement of pin-compatible package options. The family will become available starting 2H98, beginning with the XC95144XL. After that, the ‘72XL and ‘36XL will become available. BGA CSP 9

9 XC9500 5V Family XC9536 XC9572 XC95108 XC95144 XC95216 XC95288
Macrocells 36 72 108 144 216 288 Usable Gates 800 1600 2400 3200 4800 6400 tPD (ns) 5 7.5 7.5 7.5 10 15 fSYSTEM 100 83 83 83 67 56 Max. User I/Os 34 72 108 133 166 192 Packages (Max. User I/Os) 44VQ (34) 48 CSP(34) 44PC (34) 84PC (64) 100TQ (72) 100PQ (72) 84PC (69) 100TQ (81) 100PQ (81) 160PQ (108) 160PQ (133) 208HQ (168) 352BG (192) 208HQ (166) 352BG (166)) The family as it is today. Many customers are still learning about the Xilinx XC9500 and this foil provides them all the necessary basic information to become familiar with the family quickly. Note: Based on refocused priorities toward 0.5µ and 0.35µ products, the XC95180 is not longer part of the family. All XC95180 designs are easily accommodated by the XC95216, thus simplifying the number of devices and the overall density message without leaving a density gap for our customers.

10 Productive Implementation Flow for CPLDs
Simplified Project Management Implementation Templates for Speed & Density Push Button Design Flows USER BENEFITS Faster Clock Speeds Higher Device Utilization optimized logic/cm2 Industry’s Best Pin-Locking more design flexibility, less risk, lower cost

11 What’s New In V1.5 CPLDs Evolutionary Logic Algorithms for XC9500 5V CPLDs higher clock frequencies, improved density & faster runtimes Full Support of XC9500XL 3.3V CPLDs Includes “Advance” speed grades for fastest XC9500XL devices Improved Timing Driven CPLD Fitting JTAG Programmer now supports: XC9500/XL CPLDs, Virtex, XC4000E/X/XL, XC5200, SPARTAN/XL FPGAs XC9500/9500XL support in LogiBLOX AllianceCORE CPLD based IP

12 XILINX CPLDs The total ISP solution
Complete support of customer’s Product Life Cycle Industry’s best pin-locking CPLD at lowest price Multiple software solutions to choose from Based on leadership FLASH technology CPLD users are all going to ISP and Xilinx will be “driving” this ISP evolution process with the XC9500. It offers the industry’s best product life cycle support, pin-locking, architecture and software to enable this evolution to take place. No other competitor offers this complete of a solution to the CPLD market. And now, with this roadmap, CPLD users can now see the Xilinx commitment to providing the next generations of CPLD products, all which will be design to fit the users needs.

Download ppt "XILINX CPLDs The Total ISP Solution"

Similar presentations

FPGA (Field Programmable Gate Array)

FPGA (Field Programmable Gate Array)
Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
Programmable Logic Devices

Programmable Logic Devices
Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
The Xilinx 95108 CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.

The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.
Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.

Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.
FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.

FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.
Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.

Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.
Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.
Programmable Solutions in Smart Card Readers. ® www.xilinx.com Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.

Programmable Solutions in Smart Card Readers. ® Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January 2000 +

Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.

CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.
XC9000 Series In-System Programming (ISP) and Manufacturing Flows Frank Toth February 20, 2000 ®

XC9000 Series In-System Programming (ISP) and Manufacturing Flows Frank Toth February 20, 2000 ®
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.

Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
1 Programmable logic leader covers the playing field for high-performance, low-cost, high-density September 1998 Xilinx set to penetrate new markets with.

1 Programmable logic leader covers the playing field for high-performance, low-cost, high-density September 1998 Xilinx set to penetrate new markets with.
Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.

Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.
® www.xilinx.com Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.

® Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.

Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.
File Number Here CPLD Competition. File Number Here Session Objectives  Review Strengths & Weaknesses of key competitors: —Lattice —Vantis —Altera 

File Number Here CPLD Competition. File Number Here Session Objectives  Review Strengths & Weaknesses of key competitors: —Lattice —Vantis —Altera 

Similar presentations

Ads by Google