AIDA: test plots Davide Braga Steve Thomas ASIC Design Group 22 September 2009.

Slides:

Advertisements

Similar presentations

Advanced Implantation Detector Array (AIDA): Update & Issues Tom Davinson School of Physics & Astronomy The University of Edinburgh presented by Tom Davinson.

Advertisements

Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.

Data Acquisition Concepts Data Translation, Inc. Basics of Data Acquisition.

EXL/R3B Calorimeters- Readout from ASIC to DAQ Ian Lazarus STFC Daresbury Laboratory.

1 Dr. Un-ki Yang Particle Physics Group or Shuster 5.15 Amplifiers and Feedback: 3.

Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 5.1 Signals and Data Transmission  Introduction  Analogue Signals  Digital.

Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.

Decay Spectroscopy at FAIR with AIDA presented by Tom Davinson on behalf of the AIDA collaboration (Edinburgh – Liverpool – STFC DL & RAL) Tom Davinson.

Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.

Performance of SPIROC chips in SKIROC mode

AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 June 2009.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

Advanced Implantation Detector Array (AIDA): Project Summary & Status Tom Davinson School of Physics & Astronomy The University of Edinburgh presented.

AIDA: LEC-HEC connection Davide Braga Steve Thomas ASIC Design Group 16September 2010.

Data Acquisition Data acquisition (DAQ) basics Connecting Signals Simple DAQ application Computer DAQ Device Terminal Block Cable Sensors.

Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.

Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.

Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.

ATLAS Liquid Argon Calorimeter Monitoring & Data Quality Jessica Levêque Centre de Physique des Particules de Marseille ATLAS Liquid Argon Calorimeter.

A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.

27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.

Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.

11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.

Development of an ASIC for reading out CCDS at the vertex detector of the International Linear Collider Presenter: Peter Murray ASIC Design Group Science.

Atmel Atmega128 Overview ALU Particulars RISC Architecture 133, Mostly single cycle instructions 2 Address instructions (opcode, Rs, Rd, offset) 32x8 Register.

Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.

Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.

Math – What is a Function? 1. 2 input output function.

Preamplifiers : BGA 2003 (Silicon MMIC amplifier): In general, the function of a preamp is to amplify a low-level signal to line-level. DESCRIPTION: Silicon.

A 128-channel event-driven readout ASIC for the R 3 B Tracker TWEPP 2015, Lisbon Lawrence Jones ASIC Design Group Science and Technology Facilities Council.

Vendredi 18 décembre 2015 Status report on SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin- Chassard, Christophe.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.

By: Chenchen Qi Douglas Ciha John Hogan

AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 December 2008.

ASIC Activities for the PANDA GSI Peter Wieczorek.

Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.

B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,

Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.

AIDA ASIC Davide Braga Steve Thomas ASIC Design Group 14 October 2010.

Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.

1 CPC2-CPR2 Assemblies Testing Status Charge Amplifiers –Attempts to make them work Best voltage single channel 2MHz Cluster finding first.

2/June/2009LHCb Upgrade1 Single ended ADC Differential ADC –Convert single ended signal to differential (use AD8138 amp) –ASIC differential output ADC.

AIDA update Steve Thomas ASIC Design Group 9 December 2008.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 09 October 2008.

CM correction algorithm. Observations: Looking at the data for one analog link, a large fraction of the 32 strips are affected by the large signal deposit.

PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei

© 2015, Cornell Bioacoustics Research Program Are Raven’s dB measurements SPL? By default, Raven’s dB measurements are relative to an arbitrary reference.

Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.

Sampling. Introduction  Sampling refers to the process of converting a continuous, analog signal to discrete digital numbers.

ELEC I.G.A.I.JAYAWEERA PS/2014/134. Intro ducti on What is an Operational Amplifier?

Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.

Chapter 8: FET Amplifiers

AIDA design review 31 July 2008 Davide Braga Steve Thomas

ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,

Tracker TriP-t Test Stand

CTA-LST meeting February 2015

AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group

AIDA design review 12 May 2008 Davide Braga Steve Thomas

FET Amplifiers.

TDC at OMEGA I will talk about SPACIROC asic

Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan

VELO readout On detector electronics Off detector electronics to DAQ

Status of n-XYTER read-out chain at GSI

AIDA design review 12 November 2008 Davide Braga Steve Thomas

BESIII EMC electronics

Chapter 8: FET Amplifiers

Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla

Application of ASIC for Cherenkov Detection

Presentation transcript:

AIDA: test plots Davide Braga Steve Thomas ASIC Design Group 22 September 2009

2 1: Medium Energy (ME) + ME Input signals (voltage step capacitive-coupled) Preamp buffered output (Low-Medium Energy Channel) Trigger output “Data Ready” signal Variable medium-energy (ME) event followed after 5us by a second fixed ME event: the energy of the first event (11.75pC, 23.5pC, 35.25pC) does not affect the response to the second (11.75pC).

22 September : Medium Energy (ME) + ME Input signals (voltage step capacitive-coupled) Analog output (peak-hold multiplexed output) Trigger output “Data Ready” signal When the data ready signal is active, the correct value is present at the analogue output (after the hit has been detected and the correct address been fed into the output multiplexer). NB: the test environment is very noisy and that affects the measurements.

22 September : High Energy (HE) + ME Three high-energy (HE) events (610pC, 430pC, 250pC) followed by a ME event (28.8pC): the initial HE event does not affect the response to the second. [The roll-of of the L-ME channel preamplifier is due to the HE channel amplifier becoming active: the two are effectively in parallel. Note the Range signal changing status after the HE event] Input signals (voltage step capacitive-coupled) Preamp buffered output (Low-Medium Energy Channel) “Range” signal High = high-energy channel active “Data Ready” signal

22 September : High Energy (HE) + ME Analog output (peak-hold multiplexed output) “Data Ready” signal Although the low-medium energy channel preamp saturates, the correct value is stored and multiplexed to the Analog Output when the “Data Ready” signal is active. Preamp buffered output (Low-Medium Energy Channel)

22 September : High Energy (HE) + ME Fixed high-energy (HE) event (610pC) followed by three ME events (15pC, 30pC, 45pC): the ASIC recovers autonomously from the overload of the L-ME channel and the second event is read correctly. Input signals (voltage step capacitive-coupled) Preamp buffered output (Low-Medium Energy Channel) “Range” signal High = high-energy channel active “Data Ready” signal

22 September : High Energy (HE) + ME First value (constant) given by the High-Energy channel, second by the Medium-Energy channel. Input signals (voltage step capacitive-coupled) “Range” signal High = high-energy channel active “Data Ready” signal Analog output (peak-hold multiplexed output)