MIPS processor continued

Slides:

Advertisements

Similar presentations

Pipeline Example: cycle 1 lw R10,9(R1) sub R11,R2, R3 and R12,R4, R5 or R13,R6, R7.

Advertisements

1 Today  All HW1 turned in on time, this is great!  HW2 will be out soon —You will work on procedure calls/stack/etc.  Lab1 will be out soon (possibly.

The Processor: Datapath & Control

Processor II CPSC 321 Andreas Klappenecker. Midterm 1 Tuesday, October 5 Thursday, October 7 Advantage: less material Disadvantage: less preparation time.

CMPUT Computer Organization and Architecture II1 CMPUT229 - Fall 2003 TopicE: Building a Data Path and a Control Path for a Microprocessor José Nelson.

ENEE350 Ankur Srivastava University of Maryland, College Park Based on Slides from Mary Jane Irwin ( )

Computer Structure - Datapath and Control Goal: Design a Datapath  We will design the datapath of a processor that includes a subset of the MIPS instruction.

The Processor 2 Andreas Klappenecker CPSC321 Computer Architecture.

CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicH: Building a Data Path and a Control Path for a Microprocessor José Nelson.

Copyright 1998 Morgan Kaufmann Publishers, Inc. All rights reserved. Digital Architectures1 Machine instructions execution steps (1) FETCH = Read the instruction.

The Datapath Andreas Klappenecker CPSC321 Computer Architecture.

©UCB CS 161Computer Architecture Chapter 5 Instructor: L.N. Bhuyan LECTURE 10.

The Processor: Datapath & Control. Implementing Instructions Simplified instruction set memory-reference instructions: lw, sw arithmetic-logical instructions:

Dr. Iyad F. Jafar Basic MIPS Architecture: Multi-Cycle Datapath and Control.

Chapter 4 Sections 4.1 – 4.4 Appendix D.1 and D.2 Dr. Iyad F. Jafar Basic MIPS Architecture: Single-Cycle Datapath and Control.

COSC 3430 L08 Basic MIPS Architecture.1 COSC 3430 Computer Architecture Lecture 08 Processors Single cycle Datapath PH 3: Sections

Processor: Datapath and Control

Gary MarsdenSlide 1University of Cape Town Chapter 5 - The Processor  Machine Performance factors –Instruction Count, Clock cycle time, Clock cycles per.

CPE232 Basic MIPS Architecture1 Computer Organization Multi-cycle Approach Dr. Iyad Jafar Adapted from Dr. Gheith Abandah slides

CS2100 Computer Organisation

Computer Architecture and Design – ECEN 350 Part 6 [Some slides adapted from A. Sprintson, M. Irwin, D. Paterson and others]

1 A single-cycle MIPS processor  An instruction set architecture is an interface that defines the hardware operations which are available to software.

MIPS processor continued. In Class Exercise Question Show the datapath of a processor that supports only R-type and jr reg instructions.

1 Processor: Datapath and Control Single cycle processor –Datapath and Control Multicycle processor –Datapath and Control Microprogramming –Vertical and.

December 26, 2015©2003 Craig Zilles (derived from slides by Howard Huang) 1 A single-cycle MIPS processor  As previously discussed, an instruction set.

LECTURE 6 Multi-Cycle Datapath and Control. SINGLE-CYCLE IMPLEMENTATION As we’ve seen, single-cycle implementation, although easy to implement, could.

ECE-C355 Computer Structures Winter 2008 The MIPS Datapath Slides have been adapted from Prof. Mary Jane Irwin ( )

Chapter 4 From: Dr. Iyad F. Jafar Basic MIPS Architecture: Single-Cycle Datapath and Control.

February 22, 2016©2003 Craig Zilles (derived from slides by Howard Huang) 1 A single-cycle MIPS processor  As previously discussed, an instruction set.

A Simplified MIPS Processor in Verilog. Data Memory module DM(MemRead, MemWrite, ABUS, DIN, DATABUS); – MemWrite: Nothing happens if 0. If 1, the memory.

CS.305 Computer Architecture The Processor: Datapath and Control Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005, and from.

Datapath and Control AddressInstruction Memory Write Data Reg Addr Register File ALU Data Memory Address Write Data Read Data PC Read Data Read Data.

COM181 Computer Hardware Lecture 6: The MIPs CPU.

RegDst 1: RegFile destination No. for the WR Reg. comes from rd field. 0: RegFile destination No. for the WR Reg. comes from rt field.

1 Chapter 5: Datapath and Control (Part 2) CS 447 Jason Bakos.

MIPS Processor.

Lecture 9. MIPS Processor Design – Single-Cycle Processor Design Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System.

Chapter 4 From: Dr. Iyad F. Jafar Basic MIPS Architecture: Multi-Cycle Datapath and Control.

Lecture 5. MIPS Processor Design

Computer Architecture Lecture 6.  Our implementation of the MIPS is simplified memory-reference instructions: lw, sw arithmetic-logical instructions:

Design a MIPS Processor (II)

Single-cycle CPU Control

Access the Instruction from Memory

EE204 Computer Architecture

Single Cycle CPU - Control

Single-Cycle Datapath and Control

Computer Architecture

Multi-Cycle CPU.

Single Cycle Processor

Multi-Cycle CPU.

MIPS processor continued

Designing MIPS Processor (Single-Cycle) Presentation G

Single-Cycle CPU DataPath.

CS/COE0447 Computer Organization & Assembly Language

Design of the Control Unit for One-cycle Instruction Execution

CSCI206 - Computer Organization & Programming

Systems Architecture II

Datapath & Control MIPS

Composing the Elements

Composing the Elements

The Processor Lecture 3.2: Building a Datapath with Control

COSC 2021: Computer Organization Instructor: Dr. Amir Asif

Lecture 14: Single Cycle MIPS Processor

Control Unit (single cycle implementation)

MIPS processor continued

CS/COE0447 Computer Organization & Assembly Language

Control Unit (single cycle implementation)

The Processor: Datapath & Control.

COMS 361 Computer Organization

Processor: Datapath and Control

Presentation transcript:

MIPS processor continued

Question How to implement the datapath of a processor supporting jal and R type?

jal and R-type

Control Signals Control signals include ALUCtrl and the signals to control the 2-1 selectors They are generated according to the current instruction, using the opcode [31-27] and the funct [5-0] field in the instruction.

Datapath for Memory, R-type and Branch Instructions, plus the control signals

The Effect of Control Signals Signal name Effect when deasserted Effect when asserted RegDst The register destination number for the Write register comes the rt field (20:16) The register destination number for the Write register comes the rd field (15:11) RegWrite None. The register on the Write register input is written with the value on the Write data input. ALUSrc The second ALU operand comes from the second register file output The second ALU operand is the sign-extended, lower 16 bits of the instruction PCSrc The PC is replaced by the output of the adder that computes the value of PC + 4 The PC is replaced by the output of the adder that computes the branch target MemRead Data memory contents designated by the address input are out on the Read data output. MemWrite Data memory contents designated by the address input are replaced by the value on the Write data input. MemtoReg The value fed to the register Write data input comes from the ALU The value fed to the register Write data input comes from the data memory

Table for Control Line Setting Note: Branch is anded with ALU zero output to produce PCSrc Instruction RegDst ALUSrc Memto- Reg Write Mem Read Branch ALUOp1 ALUOp0 R-format Lw Sw beq

Table for Control Line Setting Instruction RegDst ALUSrc Memto- Reg Write Mem Read Branch ALUOp1 ALUOp0 R-format 1 lw sw X beq

Truth Table for Control Function

Implementation Using PLA R lw sw beq The way to read this -- There are only 4 possible combination of inputs

MIPS ALU unit

ALU Control Use Opcode to get ALUOp, then combine ALUOp with Funct Two levels of decoding, more efficient Assume ALUOp has been determined as such for each instruction 11/15/2007 5:02:13 PM week-13-3.ppt

One Implementation ALU control bit 3 is always 0 for this set of instructions Can verify that the output is correct for lw, sw, beq For R-type, op2=F1, op1= ~F2, op0 = F3 | F0