Prof. Joongho Choi CMOS SEQUENTIAL CIRCUIT DESIGN Integrated Circuits Spring 2001 Dept. of ECE University of Seoul.

Slides:

Advertisements

Similar presentations

Latch versus Register  Latch stores data when clock is low D Clk Q D Q Register stores data when clock rises Clk D D QQ.

Advertisements

EE415 VLSI Design Sequential Logic [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Edge Triggered Flip Flops (extended slides). Level-Sensitive Flip-Flop Level-sensitive flip-flop (also called a latch) Q changes whenever clock is high.

Sequential MOS Logic Circuits

ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

Designing Sequential Logic Circuits

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Memory elements. n Basics of sequential machines.

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 16 - Sequential.

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:

1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.

Chapter 7 Designing Sequential Logic Circuits Rev 1.0: 05/11/03

Introduction to Sequential Logic Design Bistable elements Latches.

1 CS 151: Digital Design Chapter 5: Sequential Circuits 5-3: Flip-Flops I.

Page 1 Sequential Logic Basic Binary Memory Elements.

Digital Logic Design Lecture 22. Announcements Homework 7 due today Homework 8 on course webpage, due 11/20. Recitation quiz on Monday on material from.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

Sequential Circuits IEP on Synthesis of Digital Design Sequential Circuits S. Sundar Kumar Iyer.

SEQUENTIAL LOGIC Digital Integrated Circuits© Prentice Hall 1995 Introduction.

EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.

Lecture 9 Memory Elements and Clocking

Spring 2002EECS150 - Lec14-seq1 Page 1 EECS150 - Digital Design Lecture 14 - Sequential Circuits I (State Elements) March 12, 2002 John Wawrzynek.

Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.

© Digital Integrated Circuits 2nd Sequential Circuits Digital Integrated Circuits A Design Perspective Designing Sequential Logic Circuits Jan M. Rabaey.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 22: Sequential Circuit Design (1/2) Prof. Sherief Reda Division of Engineering,

Modern VLSI Design 2e: Chapter 5 Copyright  1998 Prentice Hall PTR Topics n Memory elements. n Basics of sequential machines.

Sequential Circuits. 2 Sequential vs. Combinational Combinational Logic:  Output depends only on current input −TV channel selector (0-9) Sequential.

Chapter #6: Sequential Logic Design 6.2 Timing Methodologies

Flip-Flops Section 4.3 Mano & Kime. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.

Contemporary Logic Design Sequential Logic © R.H. Katz Transparency No Chapter #6: Sequential Logic Design Sequential Switching Networks.

© Digital Integrated Circuits 2nd Sequential Circuits Digital Integrated Circuits A Design Perspective Designing Sequential Logic Circuits Jan M. Rabaey.

Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.

ETE Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB.

Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.

CSE477 L17 Static Sequential Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 17: Static Sequential Circuits Mary Jane Irwin.

Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.

Digital Integrated Circuits A Design Perspective

COE 202: Digital Logic Design Sequential Circuits Part 1

Introduction to Sequential Logic Design Flip-flops.

NOTICES Final Homework 4.10, 4.13, 4.14, 4.18 Due Monday March 15 Before 12:00 Noon (EECS Mailbox) Final Project Report due by Monday March 15.

CSE477 L17 Static Sequential Logic.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 17: Static Sequential Circuits Mary Jane Irwin.

Prof. Joongho Choi CMOS CLOCK-RELATED CIRCUIT DESIGN Integrated Circuits Spring 2001 Dept. of ECE University of Seoul.

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.

Introduction to Sequential Logic Design Flip-flops FSM Analysis.

Introduction to Sequential Logic Design Flip-flops.

D Latch Delay (D) latch:a) logic symbolb) NAND implementationc) NOR implementation.

Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #12 LATCHES & FLIP-FLOPS.

Computer Architecture Lecture 4 Sequential Circuits Ralph Grishman September 2015 NYU.

Digital Integrated Circuits for Communication

Sp09 CMPEN 411 L18 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 16: Static Sequential Circuits [Adapted from Rabaey’s Digital Integrated Circuits,

Lecture 7: Sequential Networks CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer Science and Engineering.

Flip Flop Chapter 15 Subject: Digital System Year: 2009.

ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

1 COMP541 Sequential Circuits Montek Singh Feb 1, 2007.

Designing Sequential Logic Circuits Ilam university.

CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

EKT 121 / 4 ELEKTRONIK DIGIT I

Dept. of Electrical and Computer Eng., NCTU 1 Lab 8. D-type Flip-Flop Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

CSE 140: Components and Design Techniques for Digital Systems Lecture 7: Sequential Networks CK Cheng Dept. of Computer Science and Engineering University.

© Digital Integrated Circuits 2nd Sequential Circuits Digital Integrated Circuits A Design Perspective Designing Sequential Logic Circuits Jan M. Rabaey.

Review: Sequential Definitions

ECE 301 – Digital Electronics Brief introduction to Sequential Circuits and Latches (Lecture #14)

Dept. of Electrical Engineering

Memory Elements. Outline  Introduction  Memory elements.

DIGITAL LOGIC CIRCUITS 조수경 DIGITAL LOGIC CIRCUITS.

Presentation transcript:

Prof. Joongho Choi CMOS SEQUENTIAL CIRCUIT DESIGN Integrated Circuits Spring 2001 Dept. of ECE University of Seoul

Prof. Joongho Choi Combinational vs. Sequential Logic Combinational Logic OUT(t)  IN(t) Sequential Logic OUT(t)  IN(t)  IN(t-kT)  OUT(t-kT) Positive Feedback Charge on Cap. Positive Feedback Charge on Cap.

Prof. Joongho Choi Sequential Logic w/ Positive Feedback Two Inverters in Positive Feedback STATIC

Prof. Joongho Choi Bi-stability Transition Region Stable Regions Slope (Gain) >1

Prof. Joongho Choi SR Latch NOR-Based S R Q S R Q S R QQ Q Q S R Q Q Q S R Q S R Q Q Q Q Q Q NAND-Based

Prof. Joongho Choi JK Flip-Flop LL H H H ? HLHL L L  H L  L H H  H H Q Q  =H

Prof. Joongho Choi T-FF & D-FF

Prof. Joongho Choi Race Problem of Latch

Prof. Joongho Choi Master/Slave Flip-Flop masterslave H L H H L L H L One-Catching Level-Sensitive Input Data  =High One-Catching Level-Sensitive Input Data  =High

Prof. Joongho Choi Edge-Triggered Operation 1

Prof. Joongho Choi Edge-Triggered Operation 2

Prof. Joongho Choi Flip-Flop Timing Constraints Setup Time t setup Hold Time t hold Propagation Delay t pFF

Prof. Joongho Choi Flip-Flop Timing Example T > t pFF + t p,comb + t setup FF’s LOGIC t p,comb  QY

Prof. Joongho Choi CMOS Latches

Prof. Joongho Choi Pseudo-Static D-Latch  =High (Data I/O)  =Low (Data Store)

Prof. Joongho Choi M/S D-FF (pseudo-Static)  =High  New Data In & Previous Data Store  =Low  New Data Out & New Data Store

Prof. Joongho Choi M/S D-FF (pseudo-Static) Problem

Prof. Joongho Choi M/S D-FF Problem Solution Non-Overlapping 2-Phase Clocks

Prof. Joongho Choi Dynamic M/S D-FF