Presentation is loading. Please wait.

Presentation is loading. Please wait.

ETE 204 - Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB.

Published byVivien Alexander Modified over 8 years ago

Similar presentations

Presentation on theme: "ETE 204 - Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB."— Presentation transcript:

1 ETE 204 - Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB

2 Brief introduction to Sequential Logic Circuits Summer 2012ETE 204 - Digital Electronics2

3 Sequential Logic Circuits ● The output of a sequential logic circuit is dependent not only on the present inputs, but also on the past sequence of the inputs. ● A sequential logic circuit must “remember” the past history of the inputs. ● It does this using basic memory elements. - Latches - Flip-Flops 3Summer 2012ETE 204 - Digital Electronics

4 Sequential Logic Circuits inputs Combinational Logic Circuit outputs Memory 4Summer 2012ETE 204 - Digital Electronics

5 Basic Memory Elements 5Summer 2012ETE 204 - Digital Electronics

6 Basic Memory Elements ● Latch - Clock input is level sensitive. - Output can change multiple times during a clock cycle. - Output changes while clock is active. ● Flip-Flop - Clock input is edge sensitive. - Output can change only once during a clock cycle. - Output changes on clock transition. 6Summer 2012ETE 204 - Digital Electronics

7 Basic Memory Elements Both latches and flip-flops use feedback to achieve “memory”. 7Summer 2012ETE 204 - Digital Electronics

8 Feedback Circuit with 2 Stable States What is the problem with this circuit? 8Summer 2012ETE 204 - Digital Electronics

9 Latches 9Summer 2012ETE 204 - Digital Electronics

10 Set-Reset (SR) Latch ● A Set-Reset Latch has two inputs - Set (S) input - Reset (R) input ● It can be constructed from two cross-coupled NOR gates or two cross-coupled NAND gates. ● It has three modes of operation - Set:Latch output set to 1 (Q + = 1) – Reset: Latch output reset to 0 (Q + = 0) - Store: Latch output does not change (Q + = Q) 10Summer 2012ETE 204 - Digital Electronics

11 SR Latch: using NOR gates ABNOR 0XX' 1X0 FeedbackNOR gates 11Summer 2012ETE 204 - Digital Electronics

12 SR Latch: Set (S = 1, R = 0) ABNOR 0XX' 1X0 1 0 P = Q' 1 0 12Summer 2012ETE 204 - Digital Electronics

13 SR Latch: Reset (S = 0, R = 1) ABNOR 0XX' 1X0 0 1 P = Q' 0 1 13Summer 2012ETE 204 - Digital Electronics

14 SR Latch: Store (S = 0, R = 0) Initial Condition: P = 0, Q = 1 ABNOR 0XX' 1X0 0 0 P = Q' 1 0 14Summer 2012ETE 204 - Digital Electronics

15 SR Latch: Store (S = 0, R = 0) Initial Condition: P = 1, Q = 0 ABNOR 0XX' 1X0 0 1 P = Q' 0 0 15Summer 2012ETE 204 - Digital Electronics

16 SR Latch: Behavior PresentNext value SRQQ+Q+ 0 00010001 0 11001100 If S = 1 (Set), Q + = 1 If R = 1 (Reset), Q + = 0 0 110 1 001 If S = R = 0, Q + = Q (no change) 10111011 11 0not S = R = 1 is not allowed. 111allowed 16Summer 2012ETE 204 - Digital Electronics

17 SR Latch: Improper Operation P ≠ Q ′ 17Summer 2012ETE 204 - Digital Electronics

18 SR Latch: Symbol always complementary Q' Q SQSQ SR Latch RQ' 18Summer 2012ETE 204 - Digital Electronics

19 SR Latch: Timing Diagram storesetstorereset Q' Q  = propagation delay of the latch 19Summer 2012ETE 204 - Digital Electronics

20 SR Latch: Characteristic Equation Q = present state Q + = next state Characteristic Equation: Q + = S + R'.Q(S.R = 0) 20Summer 2012ETE 204 - Digital Electronics

21 SR Latch: using NAND gates ABNAND 0X1 1XX' S'R'Q Q+Q+ 1100 1111 1000 1010 0101 0111 000not 001allowed 21Summer 2012ETE 204 - Digital Electronics

22 Gated D Latch ● A Gated D Latch has two inputs - Gate (G) input - Data (D) input ● It can be constructed from an SR Latch and additional logic gates. ● It has the following behavior - G = 1: D is passed to Q (Q + = D) - G = 0: Q remains unchanged (Q + = Q) ● Also referred to as a transparent latch. 22Summer 2012ETE 204 - Digital Electronics

23 Gated D Latch: Circuit and Timing NOR gates 23 Summer 2012ETE 204 - Digital Electronics

24 Gated D Latch: Symbol and Truth Table No invalid inputs! 24Summer 2012ETE 204 - Digital Electronics

25 Gated D Latch: Characteristic Equation 0264 1375 Characteristic Equation: Q + = G'.Q + G.D Spring 2011ECE 30 - Digital Electronics25Summer 2012ETE 204 - Digital Electronics

26 Gated D Latch: using NAND gates S' R' NAND gates 26Summer 2012ETE 204 - Digital Electronics

27 Flip-Flops 27Summer 2012ETE 204 - Digital Electronics

28 D Flip-Flop ● A D Flip-Flop has two inputs - Clock (Ck) --- denoted by the small arrowhead - Data (D) ● The output of the D Flip-Flop changes in response to the clock input only. - not in response to a change in the D input ● The D Flip-Flop is edge-triggered not level-sensitive - Positive (or rising) edge-triggered: 0 → 1 – Negative (or falling) edge-triggered: 1 → 0 28Summer 2012ETE 204 - Digital Electronics

29 D Flip-Flop Characteristic Equation: Q + = D 29 Summer 2012ETE 204 - Digital Electronics

30 D Flip-Flop: Timing Diagram Which clock edge is the D flip-flop triggered on? 30Summer 2012ETE 204 - Digital Electronics

31 D Flip-Flop (master-slave) Gated D Latches Enabled on opposite levels of the clock 31Summer 2012ETE 204 - Digital Electronics

32 D Flip-Flop: Timing Diagram Which clock edge is the D flip-flop triggered on? 32Summer 2012ETE 204 - Digital Electronics

33 D Flip-Flop: Setup and Hold Times Setup time Hold time Propagation delay 33Summer 2012ETE 204 - Digital Electronics

34 D Flip-Flop: Minimum Clock Period 34 Summer 2012ETE 204 - Digital Electronics

35 Questions? 35Summer 2012ETE 204 - Digital Electronics

Download ppt "ETE 204 - Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB."

Similar presentations

Chapter 6 -- Introduction to Sequential Devices. The Sequential Circuit Model Figure 6.1.

Chapter 6 -- Introduction to Sequential Devices. The Sequential Circuit Model Figure 6.1.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.

Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.
1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.

1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.
ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
1 Sequential Ckts, Latches and Timing Issues Today: Sequential Circuits, LatchesFirst Hour: Sequential Circuits, Latches –Section 6.1.1 of Katz’s Textbook.

1 Sequential Ckts, Latches and Timing Issues Today: Sequential Circuits, LatchesFirst Hour: Sequential Circuits, Latches –Section of Katz’s Textbook.
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.

CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:
Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.

Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
1 SEQUENTIAL CIRCUITS DEFINITION OF SEQUENTIAL CIRCUIT SYNCHRONOUS SEQUENTIAL CIRCUIT ASYNCHRONOUS SEQUENTIAL CIRCUIT MEMORY ELEMENTS CLASSIFICATION: LATCHES.

1 SEQUENTIAL CIRCUITS DEFINITION OF SEQUENTIAL CIRCUIT SYNCHRONOUS SEQUENTIAL CIRCUIT ASYNCHRONOUS SEQUENTIAL CIRCUIT MEMORY ELEMENTS CLASSIFICATION: LATCHES.
Introduction to Sequential Logic Design Bistable elements Latches.

Introduction to Sequential Logic Design Bistable elements Latches.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.

Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.
ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.

ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.

1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.
1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.

1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.

Similar presentations

Ads by Google