Penn ESE370 Fall2011 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.

Slides:



Advertisements
Similar presentations
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 29, 2010 MOS Transistors.
Advertisements

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: October 27, 2014 Distributed RC Wire.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 4, 2011 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 21: October 28, 2011 Distributed RC Delay.
A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.
Outline Noise Margins Transient Analysis Delay Estimation
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 5, 2014 Dynamic Logic Midterm.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.
1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 7, 2012 Transmission Line.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 39: December 6, 2013 Repeaters in Wiring.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 13, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 3, 2014 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2010 Memory Overview.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
Linear Delay Model In general the propagation delay of a gate can be written as: d = f + p –p is the delay due to intrinsic capacitance. –f is the effort.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 26: October 31, 2014 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: September 9, 2011 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: November 1, 2010 Dynamic Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 22, 2014 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 19, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 10, 2014 Restoration.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 7, 2014 Memory Overview.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 19, 2011 Restoration.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 8, 2013 Memory Overview.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 19, 2012 Ratioed Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2012 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.
Circuit Delay Performance Estimation Most digital designs have multiple signal paths and the slowest one of these paths is called the critical path Timing.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 20, 2013 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
Day 21: October 26, 2012 Distributed RC Delay
Day 22: October 31, 2012 Pass Transistor Logic
Day 15: October 10, 2012 Inverter Performance
Day 15: October 14, 2011 Inverter Performance
Day 22: October 23, 2013 Pass Transistor Logic
Day 22: October 31, 2011 Pass Transistor Logic
Day 20: October 17, 2014 Ratioed Logic
Day 23: November 3, 2010 Driving Large Capacitive Loads
Day 19: October 24, 2011 Ratioed Logic
Day 16: October 7, 2013 Inverter Performance
Day 23: November 2, 2012 Pass Transistor Logic: part 2
Day 17: October 8, 2014 Performance: Gates
Day 24: October 28, 2013 Distributed RC Wire and Elmore Delay
Day 25: November 7, 2011 Registers
Day 20: October 18, 2013 Ratioed Logic
Day 21: October 29, 2010 Registers Dynamic Logic
Day 5: September 17, 2010 Restoration
Day 14: October 8, 2010 Performance
Day 18: October 20, 2010 Ratioed Logic Pass Transistor Logic
Day 17: October 9, 2013 Performance: Gates
Day 15: October 13, 2010 Performance: Gates
Day 16: October 12, 2012 Performance: Gates
Day 16: October 17, 2011 Performance: Gates
Presentation transcript:

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic

Teaser What does this do? Penn ESE370 Fall DeHon 2

Previously Penn ESE370 Fall DeHon 3

Elmore Delay For each resistor Ri in path –Compute C Ri = sum of all C’s downstream of Ri –Delay through Ri is Ri×C Ri Penn ESE370 Fall DeHon 4

Capacitance Roundup C GS =C GCS +C O C GD =C GCD +C O C GB =C GCB C SB =C diff C DB =C diff Penn ESE370 Fall DeHon 5 Day 11

Impact on Capacitance Penn ESE370 Fall DeHon 6

Contact/Diffusion Capacitance C j – diffusion depletion C jsw – sidewall capacitance L S – length of diffusion Penn ESE370 Fall DeHon 7 LSLS

Today Elmore Delay with C diff >0 for CMOS Pass Transistor Circuit? –Output levels –Cascading Series pass transistors? Delay –Level Restore Penn ESE370 Fall DeHon 8

CMOS Elmore and Cdiff Penn ESE370 Fall DeHon 9

Identify Function What function? Penn ESE370 Fall DeHon 10

Inverter Delay Delay driving self? –Elmore –Include Cdiff=  Cgate Penn ESE370 Fall DeHon 11 W=1

Identify Capacitances Self output load? Load presented by A input? Capacitance between pd transistors? Penn ESE370 Fall DeHon 12

Identify Capacitances Equivalent RC circuit (output stage) A=B=0? Penn ESE370 Fall DeHon 13

Total Delay Total delay of circuit? Penn ESE370 Fall DeHon 14

Cascade Delay Delay of chain of n of these? (connect Y to A) Penn ESE370 Fall DeHon 15

Pass Transistor Penn ESE370 Fall DeHon 16

Area Compare with CMOS circuit? Penn ESE370 Fall DeHon 17

Output What does output look like (DC transfer)? Penn ESE370 Fall DeHon 18

Pass TR transfer (B=1) Penn ESE370 Fall DeHon 19

CMOS Inverter Transfer Penn ESE370 Fall DeHon 20

Reasonable Input to CMOS Inverter? Penn ESE370 Fall DeHon 21

Pass tr xor2 with inv restore Penn ESE370 Fall DeHon 22

Required to use? What take to use this with CMOS circuit? Penn ESE370 Fall DeHon 23

Restore Output Penn ESE370 Fall DeHon 24

Chain Together Penn ESE370 Fall DeHon 25

Analyze Stage Penn ESE370 Fall DeHon 26

Analyze Stage Equivalent circuit? Delay? Compare area and timing to CMOS Penn ESE370 Fall DeHon 27

Class ended here Penn ESE370 Fall DeHon 28

Cascading Pass Transistors Penn ESE370 Fall DeHon 29

Chain without Inverters What if we did this? Penn ESE370 Fall DeHon 30

Extract key path Penn ESE370 Fall DeHon 31

Voltage of Chain What is voltage at output? Penn ESE370 Fall DeHon 32

How compare Compare Penn ESE370 Fall DeHon 33

DC Analysis Penn ESE370 Fall DeHon 34

DC Analysis – chain of 6 Penn ESE370 Fall DeHon 35

Conclude Can chain any number of pass transistors and only drop a single Vth Penn ESE370 Fall DeHon 36

Capacitance What is Capacitance per stage? Penn ESE370 Fall DeHon 37

Delay Delay as a function of chain length? Penn ESE370 Fall DeHon 38

Compare CMOS Buffered Pass TR Unbuffered Pass TR Delay Area Penn ESE370 Fall DeHon 39

Pass TR Tree What if we did this? Penn ESE370 Fall DeHon 40

Path What’s different about this? Penn ESE370 Fall DeHon 41

Demonstration Circuit Penn ESE370 Fall DeHon 42

SPICE TODO show spice results of voltages Penn ESE370 Fall DeHon 43

Demonstration Chain Penn ESE370 Fall DeHon 44

Spice Penn ESE370 Fall DeHon 45

Conclude Cannot cascade degraded inputs into gates. Penn ESE370 Fall DeHon 46

Admin Project –Due Friday Midterm 2: Nov. 9 th –Week from Wednesday in the evening Penn ESE370 Fall DeHon 47

Idea There are other circuit disciplines Can use pass transistors for logic –Even chains of pass transistors –Sometimes gives area or delay win Do not cascade as easily as CMOS Penn ESE370 Fall DeHon 48