Presentation is loading. Please wait.

Presentation is loading. Please wait.

Day 22: October 31, 2012 Pass Transistor Logic

Similar presentations


Presentation on theme: "Day 22: October 31, 2012 Pass Transistor Logic"— Presentation transcript:

1 Day 22: October 31, 2012 Pass Transistor Logic
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2012 Pass Transistor Logic Penn ESE370 Fall DeHon

2 Teaser What does this do? Penn ESE370 Fall DeHon

3 Previously Penn ESE370 Fall DeHon

4 Elmore Delay For each resistor Ri in path
Compute CRi = sum of all C’s downstream of Ri Delay through Ri is Ri×CRi Penn ESE370 Fall DeHon

5 Impact of Capacitance Penn ESE370 Fall DeHon

6 Contact/Diffusion Capacitance
Cj – diffusion depletion Cjsw – sidewall capacitance LS – length of diffusion LS Penn ESE370 Fall DeHon

7 Today Pass Transistor Circuits Elmore Delay with Cdiff>0 for CMOS
Payoff: compare pass transistor to CMOS Other benefit: exercise Elmore delay calc. Penn ESE370 Fall DeHon

8 Pass Transistor Penn ESE370 Fall DeHon

9 Identify Function What function? Penn ESE370 Fall DeHon

10 Area Compare with CMOS circuit? Penn ESE370 Fall DeHon

11 Output What does output look like (DC transfer)?
Penn ESE370 Fall DeHon

12 Pass TR transfer (B=1) Penn ESE370 Fall DeHon

13 CMOS Inverter Transfer
Penn ESE370 Fall DeHon

14 Reasonable Input to CMOS Inverter?
Penn ESE370 Fall DeHon

15 Pass tr xor2 with inv restore
Penn ESE370 Fall DeHon

16 Required to use? What take to use this with CMOS circuit?
Penn ESE370 Fall DeHon

17 Restore Output Penn ESE370 Fall DeHon

18 Restore Output Area? (compare to CMOS) Penn ESE370 Fall DeHon

19 Chain Together Penn ESE370 Fall DeHon

20 Analyze Stage Penn ESE370 Fall DeHon

21 Inverter Delay Delay driving another inverter? Elmore
Include Cdiff=gCgate W=1 Penn ESE370 Fall DeHon

22 Analyze Stage Penn ESE370 Fall DeHon

23 Delay B=1? Penn ESE370 Fall DeHon

24 Delay B=0? Penn ESE370 Fall DeHon

25 CMOS Elmore and Cdiff Penn ESE370 Fall DeHon

26 Identify Capacitances
Self output load? Load presented by A input? Capacitance between pd transistors? Penn ESE370 Fall DeHon

27 Identify Capacitances
Which transistors on? Equivalent RC circuit (output stage) A=B=0? Penn ESE370 Fall DeHon

28 Total Delay Total delay of circuit? Penn ESE370 Fall DeHon

29 Cascade Delay Delay of chain of n of these? (connect Y to A)
Penn ESE370 Fall DeHon

30 Compare Delay? Area? Penn ESE370 Fall DeHon

31 Idea There are other circuit disciplines
Can use pass transistors for logic Sometimes gives area or delay win Penn ESE370 Fall DeHon

32 Admin Project Udit office hour today
Due: latest Saturday midnight Udit office hour today Q: need for extra office hours on Thursday? Midterm 2: Wednesday, Nov. 7th Say more on Friday Penn ESE370 Fall DeHon


Download ppt "Day 22: October 31, 2012 Pass Transistor Logic"

Similar presentations


Ads by Google