Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard

Slides:



Advertisements
Similar presentations
Jeudi 19 février 2009 Status of SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin-Chassard, Christophe de La.
Advertisements

R&D for ECAL VFE technology prototype -Gerard Bohner -Jacques Lecoq -Samuel Manen LPC Clermond-Ferrand, Fr -Christophe de La Taille -Julien Fleury -Gisèle.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
29 June 2004Paul Dauncey1 ECAL Readout Tests Paul Dauncey For the CALICE-UK electronics group A. Baird, D. Bowerman, P. Dauncey, C. Fry, R. Halsall, M.
1 H-Cal front-end ASIC Status LAL Orsay J. Fleury, C. de la Taille, G. Martin, L. Raux.
27 th May 2004Daniel Bowerman1 Dan Bowerman Imperial College 27 th May 2004 Status of the Calice Electromagnetic Calorimeter.
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
16 – 17 Jul 02Andrew Werner TRD Monitor Tube Readout Electronics: Shaping Peter Fisher, Bernard Wadsworth, Andrew Werner MIT 1.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
L.Royer– TWEPP – 22 Sept Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand Signal processing for High Granularity Calorimeter: Amplification,
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
ECFA Sep 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group A. Baird, D. Bowerman, P.
Large area photodetection for Water Cerenkov detectors PMm 2 proposal: Front End Electronics MAROC ASIC Pierre BARRILLON, Sylvie BLIN, Jean-Eric CAMPAGNE,
Calorimeter upgrade meeting – Phone Conference– May 5 th 2010 First prototyping run Upgrade of the front end electronics of the LHCb calorimeter.
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
Vendredi 18 décembre 2015 Status report on SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin- Chassard, Christophe.
V. Korbel, DESYECFA-DESY Workshop, NIKHEF1 Readout for the minical and Tile-HCAL prototype, 15’ The VFE RO: The light signals Photo-detectors 1) APD’s.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
1 MGPA Linearity Mark Raymond (Dec.2004) Non-linearity measurements in the lab hardware description method results.
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
Front-End electronics for Future Linear Collider W-Si calorimeter physics prototype B. Bouquet, J. Fleury, C. de La Taille, G. Martin-Chassard LAL Orsay.
1 Front-end electronic for Si-W calorimeter Sylvie Bondil Julien Fleury Christophe de La Taille Gisèle Martin Ludovic Raux.
25 juin 2010DPallin sLHC_Tile meeting1 Tilecal VFE developments at Clermont-Ferrand June 2010 Status G Bohner, J Lecoq, X Soumpholphakdy F Vazeille, D.
PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei
Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.
CSNSM SPACIROC S. Ahmad, P. Barrillon, S. Blin, S. Dagoret, F. Dulucq, C. de La Taille IN2P3-OMEGA LAL Orsay, France Y. Kawasaki - RIKEN,Japan I. Hirokazu.
Electronics for Si-W calorimeter LCWS06 Bangalore – March, 10 th Gérard Bohner, Pascal Gay, Jacques Lecoq Samuel Manen, Laurent Royer Michel Bouchel, Bernard.
VFE & PCB Status & schedule of production Presented by Julien Fleury Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard.
Front end electronics for the Tile HCAL prototype Felix Sefkow DESY CALICE Collaboration ECFA workshop Durham September 1, 2004.
Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso1 Status of front-end electronics for the OPERA Target Tracker LAL Orsay S.BONDIL, J. BOUCROT,
Organization for Micro-Electronics desiGn and Applications HGCAL Front-End Electronics Christophe de LA TAILLE, Marcello MANNELLI sept 2015.
Status of front-end electronics for the OPERA Target Tracker
STATUS OF SPIROC measurement
A General Purpose Charge Readout Chip for TPC Applications
ECAL front-end electronic status
ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,
SPIROC Status : Last release, “SPIROC 2c”
DHCAL TECH PROTO READOUT PROPOSAL
R&D on large photodetectors and readout electronics FJPPL KEK/Orsay JE Campagne, S. Conforti, F. Dulucq, C. de La Taille, G. Martin-Chassard,, A.
Electronics for Si-W calorimeter
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
Electronics for the E-CAL physics prototype
Electronics: Demod + 4Q FE
EUDET – LPC- Clermont VFE Electronics
Status of n-XYTER read-out chain at GSI
Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard
prototype PCB for on detector chip integration
STATUS OF SKIROC and ECAL FE PCB
SPIROC Status : Last developments for SPIROC
Christophe de La Taille * Gisèle Martin-Chassard *
ECAL Electronics Status
SKIROC status Calice meeting – Kobe – 10/05/2007.
Status of SPIROC: Next generation of SPIROC
HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)
HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)
Status of SPIROC Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin-Chassard, Christophe de La Taille, Ludovic Raux mercredi.
Stéphane Callier, Dominique Cuisy, Julien Fleury
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
OmegaPix 3D IC prototype for the ATLAS upgrade SLHC pixel project 3D Meeting 19th March, 2010 A. Lounis, C. de La Taille, N. Seguin-Moreau, G.
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
AIDA KICK OFF MEETING WP9
Presented by T. Suomijärvi
Presentation transcript:

Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard VFE & PCB Status & schedule of production Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard Presented by Julien Fleury

Plan Measurement result on FLC_PHY1 - Linearity & dynamic range - Pedestal dispersion & noise Introducing the new FLC_PHY2 front end chip General presentation The new charge preamplifier The new shaper The new track & hold Schedule of the front-end electronic group Front-end chip & PCB schedule

Meas. Results – linearity & dyn. range Linearity measured : Preamplifier linearity .…………………………. 0.1% Direct shaper output linearity………………. 0.3% Multiplexed output ………………………………. 0.2% Simulation Measurement Dynamic range : Measured .…………………………. 3.5 pC (550 MIP) Simulated…………………………… 4.2 pC (650 MIP)

Meas. Results – Pedestal disp & noise Noise measured : Cline .…………………………………….. 80pF Peaking time………………………… 200 ns Measured noise …………………… 2200e- Pedestal dispersion Pedestal dispersion measured : Average .……………………………… -3.129V Standard deviation………………. 5mV Excursion ……………………………. 17mV Settling time 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

Meas. Results – Conclusion FLC_PHY1 reachs expectation for physics prototype Vbiasm_pa Out 0 Out 1 Out 2 Out 3 Out 4 Out 6 Out 5 Out 8 Out 10 Out 9 Out 7 Out 12 Out 13 Out 15 Out 14 Out 11 Vdda In 0 Vbiasi_pa Vb_casc V_rf Vf Vbiaso_pa Vbiasi_sh Vbiaso_sh H R Vss Vbias_cell In 16 Ck_R In 1 In 2 In 3 In 4 In 5 In 6 In 7 In 8 In 9 In 10 In 11 In 12 In 15 In 14 In 13 SW1 In 17 Vdd SW2 Out_pa Q_R Bias_buf Out Bias_out Out17 Out 16 1 2 3 4 5 6 7 8 10 9 11 12 13 14 15 16 17 18 19 20 21 24 22 23 31 30 29 28 27 26 25 40 39 38 32 37 36 35 34 33 47 46 45 44 43 42 41 51 50 49 48 56 57 58 59 60 61 62 63 64 55 54 53 52 FLC_PHY1 CQFP 64 package Rst_R Noise Linearity Dyn.range

New FLC_PHY2 – General presentation Pin-Pin compatibility FLC_PHY2 Preamp  1 gain (1.5pF) Low noise (2200e-) Shaper  Mono gain unipolar track & hold  Unipolar Preamp  16 gains (0.2, 0.4, 0.8, 1.6pF switchable) Lower noise (input trans improved) Shaper  bigain differential track & hold  differential Amp OPA MUX out Gain=1 MUX out Gain=10 1 channel

New FLC_PHY2 – charge preamp Characteristics 4 switchable feedback capa Max out from 801300 MIP input PMOS size increased noise reduced Hardware configuration No modification of the read-out interface Gain switches driven on VFE board 50 1 0.2pF 0.4pF 0.8pF 1.6pF 1pF 2pF 4pF

New FLC_PHY2 – shaper Old version New version + - Filter structure stays (CRRC) High gain amplifier is replaced by an OP AMP Differential structure makes the pedestal dispertion lower The OP AMP have been designed and layouted in LAL (used in OPERA slow shaper) Old version New version C1 R1 C2 R2 C1 R1 C2 R2 - +

New FLC_PHY2 – shaper Peaking time is 200ns on both gain High-gain shapers can be shut down by switching off their biases Two different output for low gain and high gain Interface compatibility with the read out is kept New interface not written at this point Transcient simulation Linearity simulation

New FLC_PHY2 – track & hold Including a Widlar structure (differential) to reduce pedestal dispersion Common collector buffer structure is kept for safety Memory capacitance is increased from 1 to 2pF

New FLC_PHY2 – Conclusion Pin to pin compatibility with FLC_PHY1  to simplify PCB design Read out interface compatibility with FLC_PHY1  R&D on the front end chip has no influence on PCB and RO development Amp OPA MUX out Gain=1 MUX out Gain=10 1 channel

Schedule – Front end chip & PCB Design Fab Test Production FLC_PHY1 Test Standby Choice Production FLC_PHY2 Design Foundry Test April, 7th June, 23rd Sept. November GOAL : Be ready for cosmics test in february 2004  Build VFE boards in January 2004