EECS 370 Discussion 1 Sample Exam Questions. EECS 370 Discussion 2 Not Really… xkcd.com.

Slides:

Advertisements

Similar presentations

Advertisements

Adding the Jump Instruction

1 Datapath and Control (Multicycle datapath) CDA 3101 Discussion Section 11.

CIS 314 Fall 2005 MIPS Datapath (Single Cycle and Multi-Cycle)

Multicycle Datapath & Control Andreas Klappenecker CPSC321 Computer Architecture.

Single-Cycle Processor Design CS 3220 Fall 2014 Hadi Esmaeilzadeh Georgia Institute of Technology Some slides adopted from Prof. Milos.

EEM 486 EEM 486: Computer Architecture Lecture 4 Designing a Multicycle Processor.

©UCB CS 161Computer Architecture Chapter 5 Lecture 9 Instructor: L.N. Bhuyan Adapted from notes by Dave Patterson (http.cs.berkeley.edu/~patterson)

CS-447– Computer Architecture Lecture 12 Multiple Cycle Datapath

VHDL Development for ELEC7770 VLSI Project Chris Erickson Graduate Student Department of Electrical and Computer Engineering Auburn University, Auburn,

EECS 470 Pipeline Hazards Lecture 4 Coverage: Appendix A.

Fall 2007 MIPS Datapath (Single Cycle and Multi-Cycle)

Microprocessor Design

CSCE 212 Quiz 9 – 3/30/11 1.What is the clock cycle time based on for single-cycle and for pipelining? 2.What two actions can be done to resolve data hazards?

Computer ArchitectureFall 2007 © October 3rd, 2007 Majd F. Sakr CS-447– Computer Architecture.

The Processor 2 Andreas Klappenecker CPSC321 Computer Architecture.

Lecture 16: Basic CPU Design

Processor I CPSC 321 Andreas Klappenecker. Midterm 1 Thursday, October 7, during the regular class time Covers all material up to that point History MIPS.

Fall EE 333 Lillevik 333f06-l7 University of Portland School of Engineering Computer Organization Lecture 7 ALU design MIPS data path.

Fall EE 333 Lillevik 333f06-l8 University of Portland School of Engineering Computer Organization Lecture 8 Detailed MIPS datapath Timing overview.

1 COMP541 Multicycle MIPS Montek Singh Apr 4, 2012.

COMP541 Multicycle MIPS Montek Singh Apr 8, 2015.

Gary MarsdenSlide 1University of Cape Town Chapter 5 - The Processor  Machine Performance factors –Instruction Count, Clock cycle time, Clock cycles per.

EECS 322: Computer Architecture

Sample Code (Simple) Run the following code on a pipelined datapath: add1 2 3 ; reg 3 = reg 1 + reg 2 nand ; reg 6 = reg 4 & reg 5 lw ; reg.

CDA 3101 Fall 2013 Introduction to Computer Organization

Datapath and Control Unit Design

COMP541 Multicycle MIPS Montek Singh Mar 25, 2010.

CBP 2006Comp 4070 Concepts and Philosophy of Computing 1 Wrestling with Complex Stuff. With the Correct Approach, even the smallest guy will succeed!

EECS 370 Discussion 1 xkcd.com. EECS 370 Discussion Mid-semester Feedback Thanks! 2.

Chapter 4 From: Dr. Iyad F. Jafar Basic MIPS Architecture: Single-Cycle Datapath and Control.

1. Convert the RISCEE 1 Architecture into a pipeline Architecture (like Figure 6.30) (showing the number data and control bits). 2. Build the control line.

Datapath and Control AddressInstruction Memory Write Data Reg Addr Register File ALU Data Memory Address Write Data Read Data PC Read Data Read Data.

MIPS processor continued. Performance Assume that – Memory access: 200ps – ALU and adders: 100 ps – Register file read: 50ps – Register file write: 10ps.

MIPS Processor.

EECS 370 Discussion 1 Calvin and Hobbes by Bill Watterson.

MIPS processor continued. Review Different parts in the processor should be connected appropriately to be able to carry out the functions. Connections.

(a)add Rd, Rs, RtReg[Rd]=Reg[Rs]+Reg[Rt] (b) lw Rt, offs(Rs)Reg[Rt]=MEM[Reg[Rs]+offs] Instruction (a), all blocks except data memory are used for this.

Lecture 9. MIPS Processor Design – Single-Cycle Processor Design Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System.

Exercise 4.2 The basic single-cycle MIPS implementation in Figure 4.2 can only implement some instructions. New instructions can be added to an existing.

EECS 370 Discussion 1 xkcd.com. EECS 370 Discussion Topics Today: – Control Hazards – Branch Prediction – Project 3 – stackoverflow Example 2.

1 The final datapath. 2 Control  The control unit is responsible for setting all the control signals so that each instruction is executed properly. —The.

EECS 370 Discussion smbc-comics.com.

Exam-like questions.

CS161 – Design and Architecture of Computer Systems

CS161 – Design and Architecture of Computer Systems

Performance of Single-cycle Design

Morgan Kaufmann Publishers

Digital Logic Last Time … This Time … Control Path, Arithmetic Ops a

Single Cycle Processor

Design of the Control Unit for Single-Cycle Instruction Execution

The fetch-execute cycle

MIPS processor continued

CSCI206 - Computer Organization & Programming

Design of the Control Unit for One-cycle Instruction Execution

MIPS Processor.

Datapath & Control MIPS

Topic 5: Processor Architecture Implementation Methodology

The Processor Lecture 3.1: Introduction & Logic Design Conventions

Topic 5: Processor Architecture

Systems Architecture I

MIPS Microarchitecture Multicycle Processor

COMS 361 Computer Organization

COSC 2021: Computer Organization Instructor: Dr. Amir Asif

Review Fig 4.15 page 320 / Fig page 322

MIPS processor continued

The Processor: Datapath & Control.

COMS 361 Computer Organization

Processor: Datapath and Control

Presentation transcript:

EECS 370 Discussion 1 Sample Exam Questions

EECS 370 Discussion 2 Not Really… xkcd.com

EECS 370 Discussion Topics Today: – Processor Components – Single-Cycle Datapath – Project 2 – Time for Questions 3

EECS 370 Discussion 4

Processor Components Control Blocks 5

EECS 370 Discussion Processor Components - Mux Used to choose options if (select == 0) { OUT = IN1; } else { OUT = IN2; } 6

EECS 370 Discussion Processor Components - Decoder Allows an N-bit binary number to select one of 2 N output lines 7 INOUT

EECS 370 Discussion Processor Components – ROM Just a memory! 8 AddressData

EECS 370 Discussion Processor Components – ROM 9

EECS 370 Discussion Processor Components – ROM 10

EECS 370 Discussion Processor Components Mathematic Blocks 11

EECS 370 Discussion Processor Components – Sign Extension Unit Increases the number of bits in a value Adds 1s or 0s as appropriate 12

EECS 370 Discussion Processor Components – Adder OUT = IN1 + IN2; Is this a Half-Adder or Full-Adder? 13

EECS 370 Discussion Processor Components – ALU Performs math operations if (f == 0) { OUT = IN1 + IN2; } else { OUT = IN1 ~& IN2; } EQ = (IN1 == IN2); 14

EECS 370 Discussion Processor Components State Blocks 15

EECS 370 Discussion Processor Components – Registers 16 R_ADDR1 R_ADDR2 W_ADDR W_DATA

EECS 370 Discussion Processor Components – Memory 17

EECS 370 Discussion Single Cycle Datapath 18

EECS 370 Discussion 19

EECS 370 Discussion Single Cycle Datapath Key Concept: Entire path executes in a single clock cycle Fetch Instruction Decode Instruction Execute Instruction Memory Access Writeback Data This limits the clock speed to slowest instruction 20

EECS 370 Discussion Single Cycle Datapath Example: 5ns Reg Access, 10ns ALU Op, 20ns Mem Access 21 InstI-Mem Access Read Register ALU Operation D-Mem Access Write Register add ✔✔✔✔ nand ✔✔✔✔ lw ✔✔✔✔✔ sw ✔✔✔✔ beq ✔✔✔ jalr ✔✔ noop ✔ halt ✔

EECS 370 Discussion Project 2 22

EECS 370 Discussion Project 2 Suggested Register Convention HIGHLY recommended you follow this 23 RegisterUse R0Value 0 R1Input N R2Input R R3Return Value R4Local Variable R5Stack Pointer R6Temporary Value R7Return Address

EECS 370 Discussion Exam Review Questions 24 ?