Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.

Slides:



Advertisements
Similar presentations
Design and Implementation of VLSI Systems (EN1600)
Advertisements

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: October 27, 2014 Distributed RC Wire.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 4, 2011 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 21: October 28, 2011 Distributed RC Delay.
A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 11: Logical Effort (1/2) Prof. Sherief Reda Division of Engineering, Brown.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
9/20/2004EE 42 fall 2004 lecture 91 Lecture #9 Example problems with capacitors Next we will start exploring semiconductor materials (chapter 2). Reading:
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 7, 2012 Transmission Line.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 3, 2014 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 39: December 6, 2013 Repeaters in Wiring.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 28, 2011 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.
Chapter 07 Electronic Analysis of CMOS Logic Gates
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 13, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 3, 2014 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2010 Memory Overview.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 30, 2013 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 37: December 8, 2010 Adiabatic Amplification.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
Linear Delay Model In general the propagation delay of a gate can be written as: d = f + p –p is the delay due to intrinsic capacitance. –f is the effort.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: November 24, 2014 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 32: November 28, 2011 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: September 9, 2011 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: November 1, 2010 Dynamic Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 29, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: November 25, 2013 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 22, 2014 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 19, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 11: September 22, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 19, 2012 Ratioed Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.
Circuit Delay Performance Estimation Most digital designs have multiple signal paths and the slowest one of these paths is called the critical path Timing.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 20, 2013 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
COE 360 Principles of VLSI Design Delay. 2 Definitions.
Day 3: September 10, 2012 Gates from Transistors
Day 22: October 31, 2012 Pass Transistor Logic
Day 20: October 24, 2012 Driving Large Capacitive Loads
Day 15: October 10, 2012 Inverter Performance
Day 15: October 14, 2011 Inverter Performance
Day 23: November 3, 2010 Driving Large Capacitive Loads
Day 16: October 7, 2013 Inverter Performance
Day 21: October 21, 2013 Design Space Exploration
Day 17: October 8, 2014 Performance: Gates
Day 25: November 7, 2011 Registers
Day 2: September 10, 2010 Transistor Introduction
Day 3: September 4, 2013 Gates from Transistors
Day 14: October 8, 2010 Performance
Day 17: October 9, 2013 Performance: Gates
Day 15: October 13, 2010 Performance: Gates
Day 8: September 23, 2011 Delay and RC Response
Day 16: October 12, 2012 Performance: Gates
Day 16: October 17, 2011 Performance: Gates
Presentation transcript:

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response

Delay is RC Charging Penn ESE370 Fall DeHon 2

Delay is RC Charging Strategy Understand switch state (zeroth order) Break into stages For each stage –Understand R drive –Understand C load Penn ESE370 Fall DeHon 3

Today RC Charging RC Step Response What is the C? What is the R? Measuring Delay Penn ESE370 Fall DeHon 4

90% Rise Time? Penn ESE370 Fall DeHon 5

What does response look like? Penn ESE370 Fall DeHon 6 about 2ps for 90% rise

Vmeasure? Current across Resistor? Current into Capacitor? Penn ESE370 Fall DeHon 7 Governing Equations? (KCL)

Equations Penn ESE370 Fall DeHon 8

Solve Vmeasure Penn ESE370 Fall DeHon 9 What’s Vmeasure?

What does look like? Penn ESE370 Fall DeHon 10

Shape of Curve x e -x 1-e -x Penn ESE370 Fall DeHon 11 Fillin on board

Shape of Curve x e -x 1-e -x /e = /e 2 = Penn ESE370 Fall DeHon 12

Risetime: 10—90% Penn ESE370 Fall DeHon 13 T rise ~= 2.2ps

What is C? Penn ESE370 Fall DeHon 14

Capacitance Wire MOSFET gate Logical Gate Fanout -- Total gate load Penn ESE370 Fall DeHon 15

First Order Model Switch –Loads input capacitively As dig in, understand: –Origin of capacitance –How can we engineer –Tradeoffs Penn ESE370 Fall DeHon 16

Logic Gate Input Capacitance Capacitance on –A input? –B input? Penn ESE370 Fall DeHon 17

Fanout Number of things to which a gate output connects Penn ESE370 Fall DeHon 18

Fanout in Circuit Output routed to many gate inputs Penn ESE370 Fall DeHon 19

Fanout in Circuit Maximum fanout? Second? Min? Penn ESE370 Fall DeHon 20

Lumped Capacitive Load Penn ESE370 Fall DeHon 21

What is R? Penn ESE370 Fall DeHon 22

Resistance Wire resistance –Supply to transistor source –Transistor output gate it is driving Transistor equivalent resistance Penn ESE370 Fall DeHon 23

First Order Model Switch –Resistive driver As dig in, understand: –More sophisticated view –How can we engineer –Tradeoffs Penn ESE370 Fall DeHon 24

Equivalent Resistance What resistances might transistors contribute? –How many cases? –Assume Ron same all tr, Resistance of each? Penn ESE370 Fall DeHon 25

Equivalent Resistance What resistances might transistors contribute? Penn ESE370 Fall DeHon 26 InputRout 00Ron/2 01Ron 10Ron 112Ron

Rise/Fall Rise and Fall time may differ –Why? –What is ratio? Penn ESE370 Fall DeHon 27 InputRout 00Ron/2 01Ron 10Ron 112Ron

Lumped Resistive Source Penn ESE370 Fall DeHon 28 R trnet = parallel and series combination of R tr

Measuring Delay Penn ESE370 Fall DeHon 29

Measuring Gate Delay Next stage starts to switch before first finishes Measure 50%--50% Penn ESE370 Fall DeHon 30 67ps 80ps t del = 13ps

Characterizing Gate/Technology Delay measure will be –Function of load on gate –Function of input rise time Which, in turn, may be a function of input loading Penn ESE370 Fall DeHon 31

Delay vs. Risetime Penn ESE370 Fall DeHon 32 10ps delay 20ps delay 1ps rise100ps rise (if didn’t know input rise, wouldn’t know what a 13ps delay meant)

Characterizing Gate/Technology Delay measure will be –Function of load on gate –Function of input rise time Which, in turn, may be a function of input loading Want to understand typical –At least comparable Penn ESE370 Fall DeHon 33

Standard Measurement for Characterization Drive with a gate –Not an ideal source –Input rise time typically would see in circuit Measure loaded gate –Typical loading – FO4 Penn ESE370 Fall DeHon 34

HW3 Recommendation Penn ESE370 Fall DeHon 35

Measurement for Characterization Drive with a gate –Not an ideal source (how change if drive ideal?) –Input rise time typically would see in circuit Measure loaded gate –Typical loading – FO4 Penn ESE370 Fall DeHon 36

Measurement for Characterization Drive with a gate –Not an ideal source –Input rise time typically would see in circuit Measure loaded gate –Typical loading – FO4 (how change unloaded?) Penn ESE370 Fall DeHon 37

Delay is RC Charging Penn ESE370 Fall DeHon 38

Admin “Normal Week” –3 Lecture Week (all here) Office Hours –Monday – Ron 7pm –Tuesday – Andre 4:15pm –Wednesday – Ron 7pm ngspice –Good to get running on laptop Penn ESE370 Fall DeHon 39