OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin.

Slides:



Advertisements
Similar presentations
RTOS with NiosII Stig Dyngeland Pia Katrin Berge Iago Martin Eraso.
Advertisements

Nios Multi Processor Ethernet Embedded Platform Final Presentation
Web Server Implementation On DE2 Final Presentation
My First Nios II for Altera DE2-115 Board 數位電路實驗 TA: 吳柏辰 Author: Trumen.
A HS-DSL project of: Tetris FPGA Game Characterization Presentation
Students: Shai Amara Shuki Gulzari Project instructor: Ina Rivkin Matrix Multiplication on SOPC.
NIOS II Ethernet Communication Final Presentation
Configurable System-on-Chip: Xilinx EDK
The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.
Ethernet Bomber Stand-Alone / PCI-E controlled Ethernet Packet Generator Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Characterization.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Downloading to Altera Nios Development Kit CSCE 488 Witawas Srisa-an.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
CSCE 313: Embedded Systems Multiprocessor Systems
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Midterm Presentation.
CSCE 430/830 A Tutorial of Project Tools By Dongyuan Zhan Feb. 4, 2010.
Performed by: Yevgeny Kliteynik Ofir Cohen Instructor: Yevgeny Fixman המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
Prof. Zoltan Francisc Baruch Computer Science Department Technical University of Cluj-Napoca.
OS Implementation On SOPC Final Presentation
DE2-115 Control Panel - Part II
1 An Introduction to FPGA and SOPC Development Board SoC Design Flow and Tools Course Chih-Hao Tseng 2003/11/11.
PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.
By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.
USB host for web camera connection
Eye Detector Project Midterm Review John Robertson Roy Nguyen.
Cumulative Design Review: Interactive Teaching Device April 8 th, 2005 Lance Haney Micah Nance Nathan Young.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Lab 2: Capturing and Displaying Digital Image
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
USB host for web camera connection
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
Research Summary and Schedule m Yumiko Kimezawa August 1, 20121RPS.
Team 3D Erik Lorhammer Christopher BermelJosh Cornelius Electrical Computer Engineering Electrical EngineerElectrical Engineer.
Project Goals 1.Get to know Quartus SoPC builder environment 2.Stream 2.Stream Video 3.Build 3.Build foundation for part B - Tracking system.
Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.
ECE Department: University of Massachusetts, Amherst Using Altera CAD tools for NIOS Development.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Tutorial on using the DE2i-150 development board
© 2005 Altera Corporation SOPC Builder: a Design Tool for Rapid System Prototyping on FPGAs Kerry Veenstra Workshop on Architecture Research using FPGA.
Towards the Design of Heterogeneous Real-Time Multicore System m Yumiko Kimezawa February 1, 20131MT2012.
© 2010 Altera Corporation—Public Easily Build Designs Using Altera’s Video and Image Processing Framework 2010 Technology Roadshow.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
NIOS II Ethernet Communication Final Presentation
Universal Measurement System with Web Interface Maciej Lipiński Ph.D. Krzysztof Poźniak, MSc Grzegorz Kasprowicz Wilga r.
Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.
Performed by: Amir Shmul, Or Yochanan Instructor: Mony Orbach, Erez Tsidon המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.
Altera’s Excalibur Development System Tyson Hall School of Electrical and Computer Engineering Georgia Institute of Technology.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
Lab 2 Parallel processing using NIOS II processors
Bonitron A\C Demand Scheduler Alex Brown Cory Haugh Ajmer Dwivedi.
A Skeleton NIOS II Project for the DE1 board :
Additional Hardware Optimization m Yumiko Kimezawa October 25, 20121RPS.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Ethernet Bomber Ethernet Packet Generator for network analysis
USB host for web camera connection Characterization presentation Presenters: Alexander Shapiro Sergey Alexandrov Supervisor: Mike Sumszyk High Speed Digital.
Development of the Electronic Circuit in High Frequency SLR Based on FPGA Chong CHEN, Cunbo FAN, Zhenwei LI, You ZHAO.
Students: Avi Urman Kobi Maltinsky Supervisor: Rivkin Ina Semester: Spring 2012.
Embedded Systems Design with Qsys and Altera Monitor Program
Performed by: Or Rozenboim Gilad Shterenshis Instructor: Ina Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
Abstract Hooked on Harmonix has been helping you play piano since The project takes input from a commercial MIDI keyboard and displays an image of.
Project 2: Ultra Traffic Light Controller
Lab 0: Familiarization with Equipment and Software
Lab 1: Using NIOS II processor for code execution on FPGA
DE2-115 Control Panel - Part II
ECE 4110–5110 Digital System Design
SOPC DE10-Lite Basic Computer Parallel port
Figure 17.2 It is important that the Advanced Import Options be set as shown here.
Low cost FPGA implimentation of tracking system from USB to VGA
Presentation transcript:

OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin

Project Goals Assemble a SOPC system, using Nios II processor on Altera’s DE2 board, based on Cyclone II FPGA. Implement Micrium’s µC OS-II. Use the system to create a web server.

Achievements Learning and using Altera’s environment: Quartus II, SOPC Builder & Nios II IDE. Done Creating a small SOPC with nios II, uart and OnChip memory. Done Adding more peripherals to the system, like external SDRAM memory (8 MB). Done

Achievements Learning Micrium’s µC OS-II: Requirements, functionality, implementation flow etc. Done Using µC OS-II to Run two processes simultaneously. Done

Implementation flow 1.The on-chip memory is not sufficient to support the OS. For that reason we added the SDRAM 8MB external memory. In order to do that we added a SDRam controller to the SOPC, and assigned the appropriate pins.

Implementation flow NIOS II CPU and Peripherals as seen in the SOPC Builder

Implementation flow System Schematics as seen in Quartos

Implementation flow 2.We created a new project in the nios II IDE, and added a system library supporting the µC OS-II.

Implementation flow 3.We configured the system library properties. For example, We changed the memory used by the OS to SDRAM memory.

Implementation flow 4.The OS can be configured via the RTOS options window. For example we can include\disinclude code for Mutexes, Semaphores etc.

Implementation flow 5. We wrote a C++ code which uses the OS functions in order to run several processes simultaneously.

Demonstration You will see two processes running simultaneously: A snake running through the red leds and the 7 segment displays, with higher priority. A countdown displaying in the green leds and on the screen, with lower priority. Terminates when done.

Project Schedule Add three new peripherals: Add three new peripherals: VGA, Keyboard and Ethernet. Until VGA, Keyboard and Ethernet. Until learn how to use them with learn how to use them with µC. Until Write a small program that demonstrates Write a small program that demonstrates the use of the new peripherals. Until the use of the new peripherals. Until Final presentation and report. Until Final presentation and report. Until

Block Diagram The following diagram describes our project:

Peripherals Ethernet – Communication interface to the LAN. VGA, Keyboard - I/O to monitor and config the system. UART - Connection to the host computer. Memories – for the use of the OS and additional programs.

Thank You