Presentation is loading. Please wait.

Presentation is loading. Please wait.

© 2005 Altera Corporation SOPC Builder: a Design Tool for Rapid System Prototyping on FPGAs Kerry Veenstra Workshop on Architecture Research using FPGA.

Published byCori Adams Modified over 8 years ago

Similar presentations

Presentation on theme: "© 2005 Altera Corporation SOPC Builder: a Design Tool for Rapid System Prototyping on FPGAs Kerry Veenstra Workshop on Architecture Research using FPGA."— Presentation transcript:

1 © 2005 Altera Corporation SOPC Builder: a Design Tool for Rapid System Prototyping on FPGAs Kerry Veenstra Workshop on Architecture Research using FPGA Platforms, 2005 Kerry Veenstra Workshop on Architecture Research using FPGA Platforms, 2005

2 © 2005 Altera Corporation Altera’s SOPC Builder Supports Rapid System Prototyping Performs the Mundane Tasks of System Integration Allows Focus on the System Architecture Generates Verilog & VHDL Systems That Run on ModelSim and FPGAs  Generated Interconnect is Correct by Design

3 © 2005 Altera Corporation Embedded System Integration Processor (Bus Master) 32-Bit

4 © 2005 Altera Corporation Embedded System Integration Processor (Bus Master) 32-Bit Slave 3 16-Bit Slave 1 8-Bit Slave 5 64-Bit Slave 4 32-Bit Slave 2 32-Bit

5 © 2005 Altera Corporation Embedded System Integration Address Processor (Bus Master) 32-Bit Slave 3 16-Bit Slave 1 8-Bit Slave 5 64-Bit Slave 4 32-Bit Slave 2 32-Bit

6 © 2005 Altera Corporation Embedded System Integration Address Address Decoder Processor (Bus Master) 32-Bit Slave 3 16-Bit Slave 1 8-Bit Slave 5 64-Bit Slave 4 32-Bit Slave 2 32-Bit

7 © 2005 Altera Corporation Data Embedded System Integration Address Address Decoder Processor (Bus Master) 32-Bit Slave 3 16-Bit Slave 1 8-Bit Slave 5 64-Bit Slave 4 32-Bit Slave 2 32-Bit

8 © 2005 Altera Corporation Data Embedded System Integration Address Address Decoder Processor (Bus Master) 32-Bit Slave 3 16-Bit Slave 1 8-Bit Slave 5 64-Bit Slave 4 32-Bit Slave 2 32-Bit Width-Match

9 © 2005 Altera Corporation Data Embedded System Integration Address Address Decoder Processor (Bus Master) 32-Bit Interrupt Controller Slave 3 16-Bit Slave 1 8-Bit Slave 5 64-Bit Slave 4 32-Bit Slave 2 32-Bit Width-Match

10 © 2005 Altera Corporation Data Embedded System Integration Address Address Decoder Processor (Bus Master) 32-Bit Interrupt Controller Address Data Ethernet (Bus Master) 32-Bit Slave 3 16-Bit Slave 1 8-Bit Slave 5 64-Bit Slave 4 32-Bit Slave 2 32-Bit Width-Match

11 © 2005 Altera Corporation Data Embedded System Integration Address Address Decoder Processor (Bus Master) 32-Bit Interrupt Controller Address Data Ethernet (Bus Master) 32-Bit Slave 3 16-Bit Slave 1 8-Bit Slave 5 64-Bit Slave 4 32-Bit Slave 2 32-Bit Arbiter Width-Match

12 © 2005 Altera Corporation Data Embedded System Integration Address Address Decoder Processor (Bus Master) 32-Bit Interrupt Controller Address Data Ethernet (Bus Master) 32-Bit Slave 3 16-Bit Slave 1 8-Bit Slave 5 64-Bit Slave 4 32-Bit Slave 2 32-Bit Arbiter Width-Match Clock 1Clock 2

13 © 2005 Altera Corporation Data Embedded System Integration Address Address Decoder Processor (Bus Master) 32-Bit Interrupt Controller Address Data Ethernet (Bus Master) 32-Bit Slave 3 16-Bit Slave 1 8-Bit Slave 5 64-Bit Slave 4 32-Bit Slave 2 32-Bit Arbiter Bus Interface Designed Manually

14 © 2005 Altera Corporation SOPC Builder Integration Processor (Bus Master) 32-Bit Ethernet (Bus Master) 32-Bit

15 © 2005 Altera Corporation SOPC Builder Integration Processor (Bus Master) 32-Bit Ethernet (Bus Master) 32-Bit Slave 1 8-Bit Slave 2 32-Bit Slave 3 16-Bit Slave 4 32-Bit Slave 5 64-Bit

16 © 2005 Altera Corporation Width-Match Interrupt Controller Address Decoder Arbiter Width-Match Arbiter Width-Match Arbiter Width-Match Arbiter Width-Match Arbiter SOPC Builder- Generated Avalon™ Switch Fabric Wait-State Generation Data Multiplexing SOPC Builder Integration Processor (Bus Master) 32-Bit Ethernet (Bus Master) 32-Bit Slave 1 8-Bit Slave 2 32-Bit Slave 3 16-Bit Slave 4 32-Bit Slave 5 64-Bit

17 © 2005 Altera Corporation Development Board SOPC Builder: Design Flow 17 Verilog or VHDL Quartus II Integrated Development Environment System Description SOPC Builder ModelSim C/C++ Header per Master GenerateImport SOF Hex Debug

18 © 2005 Altera Corporation Development Board SOPC Builder & IDE 18 Verilog or VHDL Quartus II Integrated Development Environment System Description SOPC Builder ModelSim C/C++ Header per Master GenerateImport SOF Hex Debug

19 © 2005 Altera Corporation Development Board Targets: ModelSim & FPGA 19 Verilog or VHDL Quartus II Integrated Development Environment System Description SOPC Builder ModelSim C/C++ Header per Master GenerateImport SOF Hex Debug

20 © 2005 Altera Corporation Development Board SOPC Builder System Editor 20 Verilog or VHDL Quartus II Integrated Development Environment System Description SOPC Builder ModelSim C/C++ Header per Master GenerateImport SOF Hex Debug

21 © 2005 Altera Corporation SOPC Builder System Editor

22 © 2005 Altera Corporation SOPC Builder System Editor Component

23 © 2005 Altera Corporation SOPC Builder System Editor Connection Panel Component

24 © 2005 Altera Corporation SOPC Builder System Editor Address Map Connection Panel Address Map Component

25 © 2005 Altera Corporation SOPC Builder System Editor IRQ Priorities Address Map Clock Domains Connection Panel Address Map Component

26 © 2005 Altera Corporation Development Board Import HDL (Optional) 26 Verilog or VHDL Quartus II Integrated Development Environment System Description SOPC Builder ModelSim C/C++ Header per Master GenerateImport SOF Hex Debug

27 © 2005 Altera Corporation Development Board Generate HDL and C/C++ Headers 27 Verilog or VHDL Quartus II Integrated Development Environment System Description SOPC Builder ModelSim C/C++ Header per Master GenerateImport SOF Hex Debug

28 © 2005 Altera Corporation Development Board Compile Software & Run on ModelSim 28 Verilog or VHDL Quartus II Integrated Development Environment System Description SOPC Builder ModelSim C/C++ Header per Master GenerateImport SOF Hex Debug

29 © 2005 Altera Corporation Development Board Development Board Compile HDL into FPGA 29 Verilog or VHDL Quartus II Integrated Development Environment System Description SOPC Builder ModelSim C/C++ Header per Master GenerateImport SOF Hex Debug

30 © 2005 Altera Corporation Development Board Development Board Compile Software & Run on FPGA 30 Verilog or VHDL Quartus II Integrated Development Environment System Description SOPC Builder ModelSim C/C++ Header per Master GenerateImport SOF Hex Debug

31 © 2005 Altera Corporation Component Interface

32 © 2005 Altera Corporation Width-Match Interrupt Controller Address Decoder Arbiter Width-Match Arbiter Width-Match Arbiter Width-Match Arbiter Width-Match Arbiter SOPC Builder- Generated Avalon™ Switch Fabric Wait-State Generation Data Multiplexing SOPC Builder Component Interface Processor (Bus Master) 32-Bit Ethernet (Bus Master) 32-Bit Slave 1 8-Bit Slave 2 32-Bit Slave 3 16-Bit Slave 4 32-Bit Slave 5 64-Bit

33 © 2005 Altera Corporation Avalon SOPC Builder Component Interface Processor (Bus Master) 32-Bit Ethernet (Bus Master) 32-Bit Slave 1 8-Bit Slave 2 32-Bit Slave 3 16-Bit Slave 4 32-Bit Slave 5 64-Bit

34 © 2005 Altera Corporation Dynamic Port Connections Avalon Port Types reset chipselect address byteenable read readdata write writedata data waitrequest readyfordata dataavailable datavalid flush begintransfer endofpacket irq irqnumber clk resetrequest All Signals Available In Negative Form Avalon Port Types reset chipselect address byteenable read readdata write writedata data waitrequest readyfordata dataavailable datavalid flush begintransfer endofpacket irq irqnumber clk resetrequest All Signals Available In Negative Form Avalon Is a Superset of Bus Interfaces  ISA, Wishbone Many Port Types Supported  Peripheral Uses Only the Ports It Needs Any Combination of Ports Is Possible  Avalon Switch Logic Controls Signal Timing Supports Arbitrary Setup Time, Hold Time & Wait States Simplifies Peripheral Design

35 © 2005 Altera Corporation Traditional Buses: Master Arbitration System CPU (Master 1) I/O 1 Program Memory Slaves Shared Bus Data Memory Arbiter Data Memory DSP (Master 2) I/O 1 Masters Slaves I/O CPU (Master 3) I/O 3 Program Memory Data Memory Custom Accelerator Peripheral System Bottleneck

36 © 2005 Altera Corporation SOPC Builder: Slave-Side Arbitration System CPU (Master 1) I/O 1 Program Memory Slaves Data Memory Arbiter Data Memory Aribiter DSP (Master 2) I/O 1 Masters Slaves Switch Fabric I/O CPU (Master 3) I/O 3 Program Memory Data Memory Arbiter Custom Accelerator Peripheral

37 © 2005 Altera Corporation SOPC Builder: Slave-Side Arbitration System CPU (Master 1) I/O 1 Program Memory Slaves Data Memory Arbiter Data Memory Aribiter DSP (Master 2) I/O 1 Masters Slaves Switch Fabric I/O CPU (Master 3) I/O 3 Program Memory Data Memory Arbiter Simultaneous Operation for All Masters Custom Accelerator Peripheral

38 © 2005 Altera Corporation Altera’s SOPC Builder Supports Rapid System Prototyping Performs the Mundane Tasks of System Integration Allows Focus on the System Architecture Generates Verilog & VHDL Systems That Run on ModelSim and FPGAs  Generated Interconnect is Correct by Design

39 © 2005 Altera Corporation System Interconnect Connecting Masters & Slaves Dynamic Bus Sizing Master Arbiter Master Clock Domain Xing Streaming Master Arbiter Latency Slave Arbiter 32-bit 16-bit Clock 1 Clock 2

Download ppt "© 2005 Altera Corporation SOPC Builder: a Design Tool for Rapid System Prototyping on FPGAs Kerry Veenstra Workshop on Architecture Research using FPGA."

Similar presentations

1 Dynamic Interconnection Networks Buses CEG 4131 Computer Architecture III Miodrag Bolic.

1 Dynamic Interconnection Networks Buses CEG 4131 Computer Architecture III Miodrag Bolic.
Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.

Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Chapter 7: System Buses Dr Mohamed Menacer Taibah University 2007-2008.

Chapter 7: System Buses Dr Mohamed Menacer Taibah University
Computer Architecture

Computer Architecture
Comparison of Altera NIOS II Processor with Analog Device’s TigerSHARC

Comparison of Altera NIOS II Processor with Analog Device’s TigerSHARC
Introduction to Avalon Interface Hardik Shah Robotics and Embedded Systems Department of Informatics Technische Universität München www6.in.tum.de 06 May.

Introduction to Avalon Interface Hardik Shah Robotics and Embedded Systems Department of Informatics Technische Universität München www6.in.tum.de 06 May.
Avalon Switch Fabric. 2 Proprietary interconnect specification used with Nios II Principal design goals – Low resource utilization for bus logic – Simplicity.

Avalon Switch Fabric. 2 Proprietary interconnect specification used with Nios II Principal design goals – Low resource utilization for bus logic – Simplicity.
Pipeline transfer testing. The purpose of pipeline transfer increase the bandwidth for synchronous slave peripherals that require several cycles to return.

Pipeline transfer testing. The purpose of pipeline transfer increase the bandwidth for synchronous slave peripherals that require several cycles to return.
Nios implementation in CCD Camera for Pi of the Sky experiment Photonics and Web Engineering Research Group Institute of Electronics Systems Warsaw University.

Nios implementation in CCD Camera for "Pi of the Sky" experiment Photonics and Web Engineering Research Group Institute of Electronics Systems Warsaw University.
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.

Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
DSP for FPGA SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.

DSP for FPGA SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.

Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.
EE296 Working with FPGA’s. (Field Programmable gate array) Team name: Altezza Team members: Richard Phomsouvanh (FPGA expert) Jason Leong (VHDL expert)

EE296 Working with FPGA’s. (Field Programmable gate array) Team name: Altezza Team members: Richard Phomsouvanh (FPGA expert) Jason Leong (VHDL expert)
Configurable System-on-Chip: Xilinx EDK

Configurable System-on-Chip: Xilinx EDK
TECH CH03 System Buses Computer Components Computer Function

TECH CH03 System Buses Computer Components Computer Function
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.

Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.

ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.

Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.

By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.
Computer Security Conference 15 APR 2010 FPGAs In The Classroom : Practice and Experience William M. Jones, Ph.D. Department of Computer Science Coastal.

Computer Security Conference 15 APR 2010 FPGAs In The Classroom : Practice and Experience William M. Jones, Ph.D. Department of Computer Science Coastal.

Similar presentations

Ads by Google