Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.

Slides:



Advertisements
Similar presentations
Submitters: Erez Rokah Erez Goldshide Supervisor: Yossi Kanizo Networked Software Systems Laboratory Department of Electrical Engineering Technion - Israel.
Advertisements

Midterm Project Presentation Bandpass Filter on FPGA Student Vitaly Zakharenko Supervisor Mony Orbach Semester Spring 2007 Duration single semester.
Performed by: Tal Grylak Nadav Eitan Instructor: Moni Orbach Cooperated with: Eli Shushan המעבדה למערכות ספרתיות מהירות High speed.
1 DIFFERENTIAL POLARIZATION DELAY LINE Controller FINAL REPORT D0215 Supervisor : Mony Orbach Performed by: Maria Terushkin Guy Ovadia Technion – Israel.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
1 Control System Using LabVIEW Performed by: Goldfeld Uri Schwartz David Project instructor: Alkalay Daniel Reuben Amir Technion – Israel Institute of.
Performed by: Lin Ilia Khinich Fanny Instructor: Fiksman Eugene המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון - מכון טכנולוגי.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: November 23, Winter 2004.
Project Characterization Real Time Image Processing Presented by: Baruch Koren Shahaf Fisher Technion – Israel Institute Of Technology Electrical Engineering.
Performed by: Rami May, Roee Cohen Instructor: Daniel Alkalay המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
1 Portable Heart Attack Detector (PHAD) Mid Semester Presentation May 25, 2005 Technion – Israel Institute of Technology Department of Electrical Engineering.
Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.
1 Cross ID Tag identification emulator Part A final presentation Performed by: Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion –
הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering Virtex II-PRO Dynamical.
המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of.
1 Portable Heart Attack Detector (PHAD) Characterization Presentation April 6, 2005 Technion – Israel Institute of Technology Department of Electrical.
Coincidence Detector on SOPC Coincidence Detector on SOPC Spring Semester 2006 Midterm Presentation Presenting: Roee Bar & Gabi Klein Instructor:Ina Rivkin.
Kabuki 2800 Critical Design Review 19 October 2006.
1 Application Accessory For Cellular Phone - Characterization Presentation - Performed by: Avi Feldman Omer Kamerman Project instructor: Boaz Mizrachi.
P09311: Interface for Multi-Purpose Driver/Data Acquisition System Adam Van FleetProject Leader, EE DAQ Hardware Development David HoweElectrical Engineer.
המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of.
Students: Asulin Ofir Heller Itai Supervisor: Mony Orbach In association with: June 16, summer 2006.
Performed by: Oron Port Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה.
USB Adapter for Experiment Board Created By : Itai Heller Ofir Asulin Supervised By: Mony Orbach.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Presenting: Itai Avron Supervisor: Chen Koren Characterization Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
USB Adapter for Experiment Board Created By : Itai Heller Ofir Asulin Supervised By: Mony Orbach.
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
1 Portable Heart Attack Detector (PHAD) Spring semester, 2005 Technion – Israel Institute of Technology Department of Electrical Engineering High-Speed.
Coincidence Detector Coincidence Detector Spring Semester 2006 Characterization Presentation Presenting: Roee Bar & Gabi Klein Instructor:Ina Rivkin Technion.
Performed by: Oron Port Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה.
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
Performed by: Alex Shpiner Eyal Azran Instructor: Boaz Mizrachi המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
SNIFFER CARD for PCI-express channel SNIFFER CARD for PCI-express channel Mid Semester Presentation Presenting: Roy Messinger Presenting: Roy Messinger.
1 FINAL PRESENTATION PART A Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: January 3, Winter 2005.
Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.
The Technion Israeli Institute of Technology Intel Inc. A cooperation of:
SNIFFER Board for PCI-Express channel SNIFFER Board for PCI-Express channel Final Presentation Presenting: Roy Messinger Presenting: Roy Messinger.
הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering Virtex II-PRO Dynamical.
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
Watt Watch Hassan Alabudib Yirui Huang Peng Chen Kamal Sabi Marisol Lozano Roman.
The Technion Israel institute of technology Electrical Engineering Dept. HSDS lab ECU project Part A final presentation By: Ehab Shakour & Gaby Shakour.
Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.
Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
Final Year Project Presentation A Remote FPGA Laboratory Environment David Hehir 4 th Year EE Supervisor: Fearghal Morgan.
Student : Andrey Kuyel Supervised by Mony Orbach Spring 2011 Final Presentation High speed digital systems laboratory High-Throughput FFT Technion - Israel.
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
High Speed Digital Systems Lab Asic Test Platform Supervisor: Michael Yampolsky Assaf Mantzur Gal Rotbard Project Midterm Presentation One-Semester Project.
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Coincidence Detector on SOPC Coincidence Detector on SOPC Final Presentation Presenting: Roee Bar & Gabi Klein Instructor:Ina Rivkin Technion – Israel.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Project D1427: Stand Alone FPGA Programmer Final presentation 6/5/10 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed Digital Systems.
Technion - Israel institute of technology department of Electrical Engineering High speed digital systems laboratory 40Gbit Signal Generator for Ethernet.
Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,
Electrocardiogram (ECG) application operation Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012 Characterization.
Implementing a 10 Gb/s VCSEL Driven Transmitter for Short Range Applications Irfan N. Ali Michael C. Clowers David S. Fink Sean K. Garrison Jeff A. Magee.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Part A Presentation High Speed Digital Systems Lab Electrical.
P08311: FPGA Based multi-purpose driver / data acquisition system Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Andrew FitzgeraldCEProject Manager/FPGA.
Performed by:Elkin Aleksey and Savi Esacov Instructor: Idan Shmuel המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Portable Heart Attack Detector (PHAD) Final Presentation
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
NI 9605 board Ethernet Cable Host PC LabVIEW GUI FPGA chip Processor
Course Agenda DSP Design Flow.
Presentation transcript:

Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures Roee Cohen Rami May Technion – Israel Institute of Technology Department of Electrical Engineering High-Speed Digital Systems Lab

AGENDA Project Goals Possible application Background & Motivation System Architecture System Interface Schedule

Project Goal Development and implementation of generic interface system between PC via USB2 and electronic components Possible application Test and evaluation of electronic components. Verification of new electronic components according to their Data-Sheet. Controlling electronic component. Perform configurations and operate of electronic component. sampling and Analyzing of analog signals by PC.

Background & Motivation Connection via USB is much more flexible and general than dedicating appointed computer or RS232 for this tasks. The need to verify the performance of component before implementation in a complex systems. Low cost FPGA evaluation board with USB gives us accessible connection to every PC.

System Architecture FPGA D/A (T.I) Analog signal USB2 50Mhz A/D (T.I) Electronic component PCB card Function generator

System Interface Input : –From PC : configuration command from the user to the electronic device. configuration command from the user to the to the FPGA. analog or digital signals to operate the device. –From electronic device : digital signals from the system. Output: –display of analog signals on the PC screen. –Configuration of devices. –Controlling commands that operate the device.

Schedule Learning programs language and the evaluation environment : VHDL, ISE, LAB-VIEW, HDL designer, MATLAB,A/D converter, XILINX SPARTAN 3E. Weeks 1-6 : Demonstration of basic operation of all the data flow : PC => USB => FPGA => led’s Weeks 7-8 : Midterm reportWeek 10: learning the USB and devices protocols.Weeks Design the GUI & FPGA interfacesWeeks Design the major blocks of the FPGA and GUI.Weeks Midterm PresentationWeeks 18 Implementing FPGA and GUIWeeks Debugging and Simulating.Weeks Final PresentationWeeks 28