BSPlace: A BLE Swapping technique for placement 04.09.2014 Minsik Hong George Hwang Hemayamini Kurra Minjun Seo 1.

Slides:



Advertisements
Similar presentations
ECE 506 Reconfigurable Computing Lecture 6 Clustering Ali Akoglu.
Advertisements

Interconnect Complexity-Aware FPGA Placement Using Rent’s Rule G. Parthasarathy Malgorzata Marek-Sadowska Arindam Mukherjee Amit Singh University of California,
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
A Clustering Utility Based Approach for S. Areibi, M. Thompson, A. Vannelli uoguelph.ca September 2001 School of Engineering ASIC Design 14th.
Clustering of Large Designs for Channel-Width Constrained FPGAs Marvin TomGuy Lemieux University of British Columbia Department of Electrical and Computer.
Intrinsic Shortest Path Length: A New, Accurate A Priori Wirelength Estimator Andrew B. KahngSherief Reda VLSI CAD Laboratory.
ISQED’2015: D. Seemuth, A. Davoodi, K. Morrow 1 Automatic Die Placement and Flexible I/O Assignment in 2.5D IC Design Daniel P. Seemuth Prof. Azadeh Davoodi.
Core-based SoCs Testing Julien Pouget Embedded Systems Laboratory (ESLAB) Linköping University Julien Pouget Embedded Systems Laboratory (ESLAB) Linköping.
Reconfigurable Computing (EN2911X, Fall07)
Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 19: April 9, 2008 Routing 1.
1 A Tale of Two Nets: Studies in Wirelength Progression in Physical Design Andrew B. Kahng Sherief Reda CSE Department University of CA, San Diego.
Lecture 9: Multi-FPGA System Software October 3, 2013 ECE 636 Reconfigurable Computing Lecture 9 Multi-FPGA System Software.
ISPD 2000, San DiegoApr 10, Requirements for Models of Achievable Routing Andrew B. Kahng, UCLA Stefanus Mantik, UCLA Dirk Stroobandt, Ghent.
The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays Steven J.
Lecture 3 1 ECE 412: Microcomputer Laboratory Lecture 3: Introduction to FPGAs.
SLIP 2000April 9, Wiring Layer Assignments with Consistent Stage Delays Andrew B. Kahng (UCLA) Dirk Stroobandt (Ghent University) Supported.
CSE 144 Project Part 2. Overview Multiple rows Routing channel between rows Components of identical height but various width Goal: Implement a placement.
HARP: Hard-Wired Routing Pattern FPGAs Cristinel Ababei , Satish Sivaswamy ,Gang Wang , Kia Bazargan , Ryan Kastner , Eli Bozorgzadeh   ECE Dept.
CDCTree: Novel Obstacle-Avoiding Routing Tree Construction based on Current Driven Circuit Model Speaker: Lei He.
ECE 506 Reconfigurable Computing Lecture 8 FPGA Placement.
1 DIGITAL DESIGN I DR. M. MAROUF FPGAs AUTHOR J. WAKERLY.
CSE 242A Integrated Circuit Layout Automation Lecture: Partitioning Winter 2009 Chung-Kuan Cheng.
An automatic tool flow for the combined implementation of multi-mode circuits Brahim Al Farisi, Karel Bruneel, João Cardoso, Dirk Stroobandt.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 15: February 12, 2003 Interconnect 5: Meshes.
Power Reduction for FPGA using Multiple Vdd/Vth
Global Routing.
FPGA Switch Block Design Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
CAD for Physical Design of VLSI Circuits
LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.
Un/DoPack: Re-Clustering of Large System-on-Chip Designs with Interconnect Variation for Low-Cost FPGAs Marvin Tom* Xilinx Inc.
Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.
Channel Width Reduction Techniques for System-on-Chip Circuits in Field-Programmable Gate Arrays Marvin Tom University of British Columbia Department of.
March 20, 2007 ISPD An Effective Clustering Algorithm for Mixed-size Placement Jianhua Li, Laleh Behjat, and Jie Huang Jianhua Li, Laleh Behjat,
1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
Design Space Exploration for Application Specific FPGAs in System-on-a-Chip Designs Mark Hammerquist, Roman Lysecky Department of Electrical and Computer.
Impact of Interconnect Architecture on VPSAs (Via-Programmed Structured ASICs) Usman Ahmed Guy Lemieux Steve Wilton System-on-Chip Lab University of British.
Georgia Institute of Technology, Microelectronics Research Center Prediction of Interconnect Fan-out Distribution Using Rent’s Rule Payman Zarkesh-Ha,
Congestion Estimation and Localization in FPGAs: A Visual Tool for Interconnect Prediction David Yeager Darius Chiu Guy Lemieux The University of British.
CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #4 – FPGA.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
Topics Architecture of FPGA: Logic elements. Interconnect. Pins.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 13: February 20, 2002 Routing 1.
Timing-Driven Routing for FPGAs Based on Lagrangian Relaxation
QUIZ 1. Question 1) According to the study on “Simultaneous Timing Driven Clustering and Placement for FPGAs”, what is a fragment level move and which.
FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.
"Fast estimation of the partitioning Rent characteristic" Fast estimation of the partitioning Rent characteristic using a recursive partitioning model.
FPGA CAD 10-MAR-2003.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction Rent’s Rule and Wire Length.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A New Design Methodology Based on System-Level Interconnect Prediction.
Congestion-Driven Re-Clustering for Low-cost FPGAs MASc Examination Darius Chiu Supervisor: Dr. Guy Lemieux University of British Columbia Department of.
ECE 506 Reconfigurable Computing Lecture 5 Logic Block Architecture Ali Akoglu.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Dirk Stroobandt Ghent University Electronics and Information Systems Department Multi-terminal Nets do Change Conventional Wire Length Distribution Models.
6/19/ VLSI Physical Design Automation Prof. David Pan Office: ACES Placement (3)
Placement and Routing Algorithms. 2 FPGA Placement & Routing.
Prediction of Interconnect Net-Degree Distribution Based on Rent’s Rule Tao Wan and Malgorzata Chrzanowska- Jeske Department of Electrical and Computer.
Runtime-Quality Tradeoff in Partitioning Based Multithreaded Packing
Placement study at ESA Filomena Decuzzi David Merodio Codinachs
Defect Tolerance for Nanocomputer Architecture
A New Hybrid FPGA with Nanoscale Clusters and CMOS Routing Reza M. P
CS184a: Computer Architecture (Structure and Organization)
Chapter 3b Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction Prof. Lei He Electrical Engineering Department.
Reconfigurable Computing (EN2911X, Fall07)
Presentation transcript:

BSPlace: A BLE Swapping technique for placement Minsik Hong George Hwang Hemayamini Kurra Minjun Seo 1

BSPlace: A BLE Swapping technique for placement BLE Level Swapping within Simulated Annealing Chen, Gang, and Jason Cong. "Simultaneous timing driven clustering and placement for FPGAs." Field Programmable Logic and Application. Springer Berlin Heidelberg, Use Rent’s rule to determine swapping method Singh, Amit, Ganapathy Parthasarathy, and Malgorzata Marek- Sadowska. "Efficient circuit clustering for area and power reduction in FPGAs." ACM Transactions on Design Automation of Electronic Systems (TODAES) 7.4 (2002):

Outline iRAC Clustering Comparison Rent’s Rule Key terms Clustering Step Results SCPlace Introduction 3

4 Efficient circuit clustering for area and power reduction in FPGAs. Singh, Amit, Ganapathy Parthasarathy, and Malgorzata Marek-Sadowska. ACM Transactions on Design Automation of Electronic Systems (TODAES) 7.4 (2002):

Clustering Comparison TVPACK What is different in RPACK? Gain functions for considering routing constraints in cost function while clustering RPACK  iRAC Rent’s rule to depopulate the clusters!!  Best CW 5

6

Rent’s Rule Where N io is the number of inputs and outputs in a CLB K is the average number of connections per BLE Calculate k in technology mapping phase B is the number of BLEs in a CLB P is the rent’s parameter Since FPGA has uniform interconnect resources, p at local level is assu med to be uniform Characterize the complexity of a cluster Smaller values of p mean that the cluster’s external routing requirement is low So, a good clustering solution will ensure that the Rent’s parameter of the generated cluster is small. 7

Net Length : Local Rent’s parameter P l d Complexity Varies across design. Solution – Use local interconnect complexity measure ba sed in interconnect length distributions. (Van Marck et al., 95) Reduces to Rent’s exponent for uniform design at the top l evel 8

Net Length : Rent’s Parameter Van Marck, Stroobandt, Campenhout, 1995 p =  (log N i ) /  (log L i ) p – Rent’s parameter L i - length of a net N i - number of nets of length L i First Order Approximation for varying rent’s parameter Connects net-length with Rent’s parameter! Wirelength, channel width, routability estimation based on Rent’s p arameter 9

Applications of Rent’s Rule layout parameter estimations in Electronic Design Automa tion, studies of new computer architectures, and the generation of synthetic circuit benchmarks. 10

Applications of Rent’s Rule The increasing problem sizes in electronic design and the sub-micron design challenges have placed the need for a priori estimates of chip layout parameters in the forefront. The generality and predictive power of Rent’s rule are perfect for suc h estimates. Another application of Rent’s rule tries to assess the merits of new chip or computer architectures before they have to be built, using wire length estimates based on Rent’s rule a nd a generic model for the architecture. This research has gained attention especially due to the possibilities of using optical interconnections to build three-dimensional chips 11

Key terms Degree of an BLE the number of nets incident to that BLE Separation of an BLE The sum of all terminals of nets incident to the BLE Connectivity factor (c) Weight, w(e) 12

Clustering step (1) 13 First, calculate the connectivity factor of all unclustered BLEs. BLE NET Terminal Cluster

Clustering step (1) 14 First, calculate the c factor of all unclustered BLEs. Degree - the number of nets incident to BLE A

Clustering step (1) First, calculate the c factor of all unclustered BLEs. Degree - the number of nets incident to BLE A Separation - the sum of all terminals of nets incident to the BLE A

Clustering step (2) Second, choose a seed Degree = 4, c=1.125 Degree = 4, c= Cluster size = 5 which has highest degree and lowest c

Clustering step (3) Third, assign gain value to unclustered BLEs and cho ose BLE which has highest gain 17 the attraction of ble X to ble C x: the net between ble X and ble C n: the cluster size (# of BLEs in CLB) w(x): the weight of net α: the number of pins of net x already inside

Clustering step (3) 18 Cluster size = 4 n: the cluster size (# of BLEs in CLB) α: the number of pins of net x already inside

Clustering step (3) 19 y z w Cluster size = 4

Clustering step (3) 20 If adding X to C fully absorbs net x, then G(X,C,x) is multiplied by a large constant value k. (ex. k=10) Cluster size = 4 choose BLE which has highest gain

Clustering step (4) Fourth, check spatial uniformity using Rent’s rule where K=3, B=4, P=0.5 Threshold T io = 6 If N io > T io, then choose th at BLE as another seed. 21 # of used I/O of cluster < T io p < P Smaller values of p mean that the cluster’s external routing requirement is low

Results(1) 22 Random Seed of RPack iRAC is more effective in clustering circuits which have a higher percentage of low-fanout nets. Why?

Result(2) iRAC is able to lower the number of external nets, and the Rent’s parameter of the circuits after cl ustering! 23

24 Simultaneous timing driven clustering and placement for FPGAs. Chen, Gang, and Jason Cong. Field Programmable Logic and Application. Springer Berlin Heidelberg,

Why simultaneous placement and clustering? 25

Why simultaneous placement and clustering? More freedom of changing to change a circuit structure but fast and accurate estimation of wirelength, timing and routability are not available in clustering stage In placement stage due to the fixed circuit structure, simultaneous optimization of wirelength, timing and routability are possible. Sub-optimal place and route result!!!! 26

Key concept Fragment level move BLE to a new CLB Check for valid CLB configuration Feasibility (number of BLEs and input pins) Update the cost function Block level move CLB to CLB Logic duplication 27

To be Continued…. 28