StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

(Systems Analysis INTerface Board)
Interfacing mixed signal peripherals by protocols of packet type Emil Gueorguiev Saramov Angel Nikolaev Popov Computer Systems Department, Technical University.
Progress With iBOBs at Jodrell Bits & Bytes Meeting, JBO, th Dec 2007 Jonathan Hargreaves Electronic Engineer, Jodrell Bank Observatory.
© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
1 of 24 The new way for FPGA & ASIC development © GE-Research.
1 iHome Automation System Home Automation System Team: Million Dollar Contingency Regiment Adam Doehling Chris Manning Ryan Patterson.
Intel Do-It-Yourself Challenge Intel Galileo and Edison Paul Guermonprez Intel Software.
Orion Telecom Networks Inc Slide 1 STM-1 63 E1 (Optical / Electrical) SDH Add-Drop Multiplexer Updated: Dec, 2010Orion Telecom Networks Inc
StreamBlade TM StreamBlade TM Systems Rev 1.2. StreamBlade TM 2 Choose your EDT I/O and EDT Main Board combinations… SS/GS Combo 3 SS/GS L-Band & IF SS/GS.
Sales Manual B.Braun Space
ESODAC Study for a new ESO Detector Array Controller.
Handheld TFTP Server with USB Andrew Pangborn Michael Nusinov RIT Computer Engineering – CE Design 03/20/2008.
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Network Sniffer.
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
Intelligent Phone Service Selector Senior Design Project 2006 Advisor: Sandip Kundu Members: Adam Conway Anh Bao Nguyen (manager) Areej Pirzada Dan Verdolino.
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Part A Presentation Network Sniffer.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
PCI/104 Explanation and Uses in Test Program Set Development.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
eAutomation Enabler – Advantech Industrial NETworking
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Final A Presentation By: Vova Menis-Lurie Sonia Gershkovich.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
® ChipScope ILA TM Xilinx and Agilent Technologies.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Midterm Presentation By: Vova Menis-Lurie Sonia Gershkovich.
Add on cards. Also known as Expansion card or interface adapter. It can be inserted into an expansion slot of a motherboard to add functionality to a.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
SLAAC Hardware Status Brian Schott Provo, UT September 1999.
CHAPTER FOUR COMPUTER SOFTWARE.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Concept of Modular Design Module Carriers Embedded or PC-Host Modules A/D,D/A,I/O DSP,FPGA IMAGING,MEMORY Systems Data Acquisition Medical Industrial Control.
SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,
StreamBlade TM Architecture Introduction To The StreamBlade TM Architecture Rev 1.2.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
Linux development on embedded PowerPC 405 Jarosław Szewiński.
Κώστας Γρηγορίου Sales Engineer Ιούνιος 26, 2007 Connect Your Serial Device to Ethernet ADAM – 4570 / 71 / 77 / 79.
PRESENTED BY OUSSAMA SEKKAT Self-Healing Mixed-Signal Baseband Processor for Cognitive Radios.
StreamBlade TM StreamBlade TM Applications Rev 1.2.
1 EDK 7.1 Tutorial -- SystemACE and EthernetMAC on Avnet Virtex II pro Development Boards Chia-Tien Dan Lo Department of Computer Science University of.
Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)
An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
System Software Lab.,POSTECH TOE(TCP/IP Offload Engine) 김광식, 백근훈
Computer Networks & Digital Lab project. In cooperation with Mellanox Technologies Ltd. Guided by: Crupnicoff Diego & Gurewitz Omer. Students: Cohen Erez,
LECC2004 BostonMatthias Müller The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device B. Gorini, M. Joos, J. Petersen, S. Stancu,
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Jun 18th 2009 SPECS system D.Charlet The SPECS field bus ACTEL APA 150 GLUE.
Back-end Electronics Upgrade TileCal Meeting 23/10/2009.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Lab 1: Using NIOS II processor for code execution on FPGA
A Streaming FFT on 3GSPS ADC Data using Core Libraries and DIME-C
CoBo - Different Boundaries & Different Options of
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
CP220x The Industry’s Smallest Ethernet Controller
Development of Embedded EPICS on F3RP61-2L
Table 1: The specification of the PSICM and the ePSICM Prototypes
Emu: Rapid FPGA Prototyping of Network Services in C#
Command and Data Handling
Presentation transcript:

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2

StreamBlade SOE TM Initial 2 J1 J2 J7J9 SOE-4-PCI J6J8 J3 J4 PCICPLD FLASH J5 PHY FPGA Virtex-4 FX60 DDR SDRAM ZBT SRAM DDR SDRAM ZBT SRAM PHY FPGA Virtex-4 FX60 ZBT SRAM ZBT SRAM DDR SDRAM DDR SDRAM Local Bus U10 U1

StreamBlade SOE TM Initial 3 Features: Four independent Stream Offload Engines (SOEs) –Each SOE is implemented by: 40 Pin ATA connector ½ Xilinx Virtex-4 FX60 8MB ZBT SRAM 128MB DDR SDRAM (10BaseT/100BaseTX/1000BaseTX) PHY RJ-45 Ethernet connector RS-232 Monitor Port Status LEDs 64MB Flash Memory JTAG interface Status LEDs Target PCI Interface Host PCI Bus 32 33MHz; Local Bus MHz Operating Temperature Range: 0 to 70 Degrees C

StreamBlade SOE TM Initial 4 Product Options: Embedded Systems Design, Inc. (ESD) StreamBlade TM SOE-4 single board computer allows developers to take full advantage of the four independent Stream Offload Engines (SOEs). The StreamBlade TM SOE-4 single board computer is designed to transport real-time streaming data and utilizes ESD’s Stream Offload Engine (SOE) technology to provide real-time streaming data paths between distributed processing nodes. The StreamBlade TM SOE-4 utilizes two Xilinx Virtex-4 FX60 FPGAs to implement four independent SOEs that provide zero-copy, full TCP/IP offload, and 10/100/1000 Ethernet connectivity for each configured 40 Pin ATA connector. The ESD StreamBlade TM SOE-4 single board computer reduces development time and increases reliability for Communications, Military/Aerospace, Medical, and Industrial applications. The ESD StreamBlade TM SOE-4 single board computer provides users with direct access to each SOE via a 40 pin ATA connector and/or via a Ethernet RJ-45 connection.

StreamBlade SOE TM Initial 5 More Options: The Stream Offload Engine (SOE) is at the core of the Embedded Systems Design, Inc. (ESD) StreamBlade TM SOE-4 single board computer. StreamBlade TM SOE-4 single board computers utilize ESD’s SOE technology to provide zero-copy, full TCP/IP offload, and 10/100/1000 Ethernet connectivity between the configurable I/O at the 40 pin ATA connectors and network connected real-time streaming data processing nodes. ESD’s SOE technology acts to decouple real-time streaming data source and sink processing nodes allowing real-time processing jitter to occur without data loss. Each SOE is capable of running a Data Distribution Service (DDS) Source/Sink Agent. A DDS Source/Sink Agent allows each SOE to be a node on the DDS network where it can receive control and provide node status. The DDS Source/Sink Agent can be controlled to Source or Sink real-time streaming data utilizing the DDS network connectivity to support distributed processing. Application FPGA designs need not be DDS aware. Multi-casting is handled by the SOE running a DDS Source/Sink Agent.

StreamBlade SOE TM Initial 6 More Options: Four independent Stream Offload Engines (SOEs) allow the StreamBlade TM SOE-4 single board computer to send and receive real-time streaming data via the J1, J2, J3, and J4 (10/100/1000 Ethernet) RJ-45 connectors. The J6, J7, J8, and J9 (I/O) 40 pin ATA connectors allow developers the freedom to customize the connectivity necessary to interface with a variety of real-time streaming data sources and sinks that support interfaces such as Ethernet, RF, RS-232, RS-422, G.703, LVDS, and ECL. ESD StreamBlade TM single board computers can be configured to run without a host. StreamBlade TM single board computers may be configured into any host with available PCI slots including passive PCI back-planes. The StreamBlade TM SOE-4 single board computers can be daisy-chained together via the J1, J2, J3 or J4 (10/100/1000) RJ-45 Ethernet connectors to implement distributed applications. Contact ESD for more information:

StreamBlade SOE TM Initial 7 Applications: Full Stream Offload Engine (SOE) Plug-In Data Distribution Service (DDS) Conversion of configurable I/O Input to Data Distribution Format Conversion of Data Distribution Format to configurable I/O Output Equipment Control via 40 pin ATA or RJ-45 connectors Network: Bridge, Monitor, and Test Data Distribution Certification Software Based Radio Applications –Digital Drop Receiver (DDR); Demod; and Demux –Adaptive Beam Forming –Interference Mitigation; Direction Finding Protocol Processing; Filtering & Selection Data Generation; Data Recording; Data Playback

StreamBlade SOE TM Initial 8 Application Example: StreamBlade TM SOE-4 PCI ATA Each SOE is implementing an embedded DDS Source/Sink Agent making the Gig-E interfaces DDS compliant. Each Gig-E interface may be carrying real-time streaming data channels with an aggregate rate exceeding 80 E1s with multi-casting enabled. ATA Other Vendor PCI Card Gig-E Bits DDS Network Gig-E (Data) Host (Control Status, Config, Power)

StreamBlade SOE TM Initial 9 Application Development: A Xilinx Virtex-4 FX60 BSP is available from ESD. The BSP development CD comes complete with documentation, source code, pre- synthesized designs, and project files. Sample applications demonstrate how to interface user configurable I/O from a 40 Pin ATA connector with a Stream Offload Engine (SOE). Xilinx development tools and the Xilinx Embedded Development Kit (EDK) are available from Xilinx. Contact Xilinx for more information:

StreamBlade SOE TM Initial 10 Foundation Tools: ESD StreamBed TM firmware is provided with each board. The StreamBed TM firmware CD includes a Bootloader, Flash Burner, and StreamBlade TM Diagnostics. Developers may download and run applications, test StreamBlade TM hardware, and burn images to Flash via Ethernet, serial port, or the PCI bus. ESD StreamBed TM software is provided with each board. The StreamBed TM software CD includes executable Linux and Windows device drivers. The drivers provide the host computer, via the PCI bus, the ability to control and receive status from one or more StreamBlade TM single board computers. ESD StreamBed TM software comes complete with device driver documentation, driver source code, pre-compiled driver images, and driver build files for StreamBlade TM single board computers. Contact ESD for more information:

StreamBlade SOE TM Initial 11 SOE-4-PCI

StreamBlade SOE TM Initial 12 Contact Information: This material is the Copyright of Embedded Systems Design, Inc ESD, StreamBlade, StreamBed, StreamServer, StreamHunter, and Stream Offload Engine (SOE) are Trademarks. Other company and product names may be trademarks of their respective owners. Contact Embedded Systems Design, Inc. sales: Phone: (410) Embedded Systems Design, Inc Deerpath Road Suite 300 Elkridge, Maryland USA