Digital Consumer Roadshow 2004: 7400 Logic Replacement.

Slides:



Advertisements
Similar presentations
Introduction to PIC Microcontrollers
Advertisements

Technical Seminar Tour 2007 LATTICE‘S PROGRAMMABLE LOWCOST SOLUTIONS
ITRS Roadmap Design + System Drivers Makuhari, December 2007 Worldwide Design ITWG Good morning. Here we present the work that the ITRS Design TWG has.
D. Wei, Y. Huang, B. Garlepp and J. Hein
Introduction to Microprocessors
The Bus Architecture of Embedded System ESE 566 Report 1 LeTian Gu.
Chapter 1 Introduction to the Programmable Logic Controllers.
ECE 506 Reconfigurable Computing Lecture 2 Reconfigurable Architectures Ali Akoglu.
Introduction to DDR SDRAM
Digital Components Introduction Gate Characteristics Logic Families
Applications of PICs Advantages/disadvantages Digital and analogue control Loops, sub-routines, scanning, counting and feedback Interrupts Problems with.
Use of COTS Drop-in Replacement Designs to Solve Obsolescence of Electronic Components in Military Systems Willow Ridge Loop Orlando, FL
Subthreshold SRAM Designs for Cryptography Security Computations Adnan Gutub The Second International Conference on Software Engineering and Computer Systems.
CHAPTER 1 THE 8051 MICROCONTROLLERS. Microcontroller vs. General- Purpose Microprocessor General-purpose microprocessors have ◦ No RAM ◦ No ROM ◦ No I/O.
Programmable Logic Devices
Computer Architecture & Organization
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
Implementing Logic Gates and Circuits Discussion D5.1.
Programmable logic and FPGA
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.
May 8, Peripheral Design Options For USB 2.0 Solutions Dave Thompson Manager of High Speed I/O Development Agere Systems,
HIGH DENSITY DESIGN COMPONENT SOLUTIONS. Technology Challenges Market Drivers:  Make it smaller  Make it operate faster  Make it more efficient  Make.
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
Programmable Solutions in Smart Card Readers. ® Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.
CS-280 Dr. Mark L. Hornick 1 Parts of a GP Computer (Microcomputer) Contains separate Microprocessor chip Memory/Memory controller MB control chips Peripheral.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
CPLD 1.1 ©Paul R. Godin Last Mod: Dec 2013 gmail.com.
2007 Sept 06SYSC 2001* - Fall SYSC2001-Ch1.ppt1 Computer Architecture & Organization  Instruction set, number of bits used for data representation,
Practical Digital Design Considerations Part 1 Last Mod: January 2008 ©Paul R. Godin.
Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
J. Christiansen, CERN - EP/MIC
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
® Programmable Solutions in Digital Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.
BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.
CoolRunner XPLA3 CPLD Overview - August 2000 File Number Here ®
“Supporting the Total Product Life Cycle”
Xilinx CPLD Solutions Roadmap
® Xilinx XC9500 CPLDs. ®  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD.
Programmable Logic Device Architectures
Xilinx at work in Low Power. Large Transformer Mid Transformer Small Transformer Battery Pack Large Dual Cell 2 “D” Small Dual Cell 2 “AAA” Mini Single.
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
WebPOWERED Software Solutions – Spring 2000 WebPOWERED CPLD Software Solutions SPRING OF CY2000.
Computer Organization IS F242. Course Objective It aims at understanding and appreciating the computing system’s functional components, their characteristics,
World’s Best CPLDs For Low Power, Portable & Remote Applications.
Programmable Logic Devices
Summary Remaining Challenges The Future Messages to Take Home.
Programmable Logic Device Architectures
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
Integrated Circuits.
Introduction.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Spartan-II + Soft IP = Programmable ASSP
Chapter 1: The 8051 Microcontrollers
COOLRUNNER II REAL DIGITAL CPLD
Chapter 13 – Programmable Logic Device Architectures
XC4000E Series Xilinx XC4000 Series Architecture 8/98
Chapter 1 Introduction.
Presented by: ANDREW COOK, Chief Engineer, CEO
XILINX CPLDs The Total ISP Solution
XC9500XL New 3.3v ISP CPLDs.
XILINX CPLDs The Total ISP Solution
CHAPTER 1 THE 8051 MICROCONTROLLERS
Programmable logic and FPGA
Presentation transcript:

Digital Consumer Roadshow 2004: 7400 Logic Replacement

The 7400 Series – A Brief History s space program drove development of 7400 series Consumed all available devices for internal flight computer $1000 / device (1960 dollars) 10:1 integration improvement over discrete transistors 1963 Minuteman missile forced 7400 into mass production Drove pricing down to $25 / circuit (1963 dollars)

Success Drives Proliferation New families introduced based on Higher performance Lower power New features New signaling threshold Spawned over 32 unique families!

Too Much of a Good Thing? Families Packages Reliability options Speed grades Features Functions An availability nightmare! >> 500K unique devices

Different Families Dont all Speak the Same Language

Sometimes Things Get Lost or Added in the Translation* Different families arent always on speaking terms with one another

High Performance 3.5ns t PD, f max 303Mhz Improved features Low Cost 0.18µ = small die size Lowest cost packaging Lowest Power 12mW* ~20 u A typical stand-by Storage Systems, Routers Set-Top Box, Cell phone Handheld, Portable Equipment The Ultimate Solution For 7400 Logic Replacement

Eliminate Availability & Obsolescence Issues Over >> 500,000 different 7400 devices addressed in one package! Nothing needs to get lost or added in the translation AND Additional features for free EMI management, system clocking, reprogrammability, design security….

Driving Down Costs Through Process Technology Feature Size (micron) CPLDs

CPLD Vs. Discrete 7400 Total Product Cost 1000 % Reduction in die cost through semiconductor process technology

Equivalent to > 8 Discrete TTL Devices 8 More: Logic Features Performance Security Flexibility For Less Price Board Area Power EMI Xilinx CPLDs Offer More for Less These are the fundamentals behind the death of the 7400 series…

The CPLD Cost Advantage CPLD Price Advantage Device Cost Comparison 7400 vs. CPLD

Cost Advantage Case Study - PVR -

ICs Inside the Box

Clock Discrete Logic µP control Buffers/ Drivers Peripheral BOM Analysis

Buffers/ Drivers Discrete Logic Watchdog Timer Peripheral - UART Low Power, Low Cost Additional Logic, IO and System Resources Discrete components cost: $5.73 XC2C128 - $4.60 Saved: $ Replacement Solution

Save $1.13 Reducing the Overall BOM Solution Cost $0.91 Standard Solutions Discrete Logic Chips $0.91* Watchdog Timer $1.05* Coolrunner-II Solution $4.60 UART $2.20* Buffers / Drivers $2.57* $1.96 $3.16 $5.73 XC2C128 VQ100C 250KU Pricing * High-volume pricing estimate Additional features using Programmable Logic for FREE !! Additional features using Programmable Logic for FREE !! Re-programmability Performance Power Savings Additional Logic Time-to-market Board Area Additional Memory Additional I/O

Cost Advantage Case Study Instrumentation (1) (2) (1)

Cost Advantage Case Study GPS PDA (4) (1)

CoolRunner-II Changes the Equation Lower cost, higher integration than 7400 TTL Additional features that manage real world issues EMI System clocking Design security Obsolescence / availability Reduced test costs External interfacing components eliminated In field bug fixes, upgrades, changes

Managing EMI CoolRunner-II Benefits Typically considered black magic Significant TTM impact to achieve compliance Board spins, test time etc. CoolRunner-II features and integration benefits address EMI Programmable drive strength, I/O signaling, programmable ground, programmable slew rate, PLLs

CoolRunner-II Design Security 7400 series has no inherent means to thwart reverse engineering Remove device marking? CoolRunner-II Programmable bit stream security Prevents both over-writing or readback Four levels of on-chip-security Tampering causes device to automatically lock down

Reduced Test Costs CPLD integration reduces bed of nails test time Reduced points to interrogate Reduced device count significantly increases FITs Mis-aligned / wrong part placement Soldering failure CoolRunner-II JTAG test port – free allows for PCB testing Inherent programmability provides 100% test coverage

CoolRunner-II Simplified Interfacing Additional components for interfacing disparate 7400 logic families Pull up resistors etc. Additional components typically required to communicate with interface logic Bus transceivers, high performance memory interfaces, slow slew rate signaling CoolRunner-II programmable I/O eliminates need for external interface devices Programmable HSTL, SSTL, Schmitt Trigger etc. Considerable board area and cost savings!

The Ultimate Advantage - Reprogrammability - CoolRunner-II CPLDs can be programmed at any phase of product life-cycle Prototyping, field trials, and in market

The World of TTL

Logic Cell Estimation Errors X X X X X X X 1 Macrocell Utilized vs. Four Unused Gates in Package Synthesized to 1 Macrocell Unused Logic Device Functionality Logic Cell Estimator Guarantees that Results will be as Good or Better than Estimated Savings Value