16 ( incl. 2x diff. pairs 2V5 LVDS )

Slides:

Advertisements

Similar presentations

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Advertisements

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

A-C Coupler U14+U15 XFEL C-C Test Daughter Card-B, BLOCK DIAGRAM-1. MP-UCL, RJ J1 0R Shield IDC-1/A RJ

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

The DAVE Card Status SCT has developed a new ATLAS trigger card “The card that no-one knew they needed, but now do” Introduction Concept & Motivation Functionality.

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

SCT has developed a new ATLAS trigger card Introduction Concept & Motivation Functionality Overview Production Status ATLAS orders 03/05/20111Dave Robinson.

Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.

ATCA LLP CARRIER BLOCK DIAGRAMS LAST UPDATE 09/05/2007.

Jan-01HERAB-FCS1 Hera-B Fast Control System G. Hochweller G. Delfs P. Gasiorek.

M.J. LeVine1STAR HFT meeting, Sept 27-28, 2011 STAR SSD readout upgrade M. LeVine, R. Scheetz -- BNL Ch. Renard, S. Bouvier -- Subatech J. Thomas -- LBNL.

DAQ for KEK beam test M.Yoshida (Osaka Univ.). Components VLPC readout –Stand Alone Sequencer (SASeq) Slow < 100Hz –Buffering VLPC data with VME interface.

Institute of Experimental and Applied Physics Czech Technical University in Prague 11th December 2007 Michal Platkevič RUIN Rapid Universal INterface for.

Clock Distribution for IceCube June 8, 2004 Lawerence Berkeley National Laboratory Gerald Przybylski GTPrzybylski LBNL 10/13/2003.

7 th March 2007M. Noy. Imperial College London CALICE MAPS DAQ Project Summary.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

The integrated Development of Embedded linux and SOC IP

F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: COSTS ESTIMATE1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

AT94 Training 2001Slide 1 AT94K Configuration Modes Atmel Corporation 2325 Orchard Parkway San Jose, CA Hotline (408) OR.

Digilab2 DIO1 Board. Digilab2 – DIO1 Boards 50 MHz clock mclk Prom socket Spartan IIE.

CALICE C&C PROPOSAL - DRAFT -4- FOR COMMENTS & CORRECTIONS A) CLOCK : a) 3x EXTERNAL INPUTS : 1) 1x Diff. LVDS ( 2x SMA ) 2) 1x LVTTL/CMOS (?) ( 1x Lemo.

JRA3 DAQ Overview Matt Warren, on behalf of EUDET JRA3 DAQ Groups. Please see the following talks from the JRA3 Parallel Session for more detail: DAQ and.

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.

Test setup 07/08/ Components Labview control application I2C communication FPGA firmware IC board 2.

Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

CSC Muon Sorter M. Matveev Rice University January 7, 2003.

12/10/01 - Cecilia Gerber UIC Slide 1 Testing Card specifications l Will be used in the Run2b SASEQ-based test stands  needed. Build 75, two.

Giovanni Grieco Marketing Division 9th Topical Seminar on Innovative Particle and Radiation Detectors May 2004 Siena,

VC707 Evaluation Kit Xilinx Virtex-7 In_0 GTX MHz IDELAY 8B/10B Serilizer 7 0 7IDELAY 0=>K28.5 0=>K28.1 D(15:0) K(1:0) 8B/10B IDELAYCTRL LHC_Clk.

FPGA Ethernetlink to DAQ level translation SMA/ LEMO RJ45 TLU Virtex 6 6 HDMI fanout HDMI OUT e.g. DCC-fanout HDMI IN Xilinx ML605-Board global clock trigger.

DAQ PC CALICE DAQ architecture Detector Unit : ASICs DIF : Detector InterFace connects Generic DAQ and services LDA : Link / Data Aggregator – fanout /

I 2 C FOR SENSORS IN THE DOM Nestor Institute Koutsoumpos Vasileios - Nestor Institute 1.

Trigger for MEG2: status and plans Donato Nicolo` Pisa (on behalf of the Trigger Group) Lepton Flavor Physics with Most Intense DC Muon Beam Fukuoka, 22.

E. Hazen - Back-End Report1 AMC13 Status Update ● Version 1 (5Gb/s links, Virtex-6 chip) ● 15 modules built, all but 3 distributed to colleagues.

Toward a DAQ for the DHCAL m³ (in Test Beams)

The Data Handling Hybrid

IAPP - FTK workshop – Pisa march, 2013

AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University

E. Hazen - Back-End Report

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

Veto Readout Electronics-The Big Picture

AMC13 Status Report AMC13 Update.

SPring-8 FADC Module Compiled by Wen-Chen Chang Updated: 07/12/2002.

Iwaki System Readout Board User’s Guide

Electronics for MEG-II

USB Pixel 3D System Update I-Beam Simulation

GTK-TO readout interface status

Reverse Engineered PIC-101 DC-DC converter example

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

Ext. +5V / 3A Power Conn. VME J1 VME J2 40-pin DIL HEADER USB MCU JTAG

Debug & Download DIL for USB MCU

John Lane Martin Postranecky, Matthew Warren

Master I/O Connectors PL12 PL14 PL21 PL20 PL17.

Digital Atlas Vme Electronics - DAVE - Module

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

ATCA carrier layout 10/100 GTS /SEGMENT Config PLD CORE /SEGMENT

40-pin DIL BREAK-OUT HEADER (incl. 4x diff. pairs 2V5 LVDS ) 3 32

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

PCB-1 HEADER / CONNECTOR

clock DELAY CPLD RS232 DEBUG 4x 8way DIL CLOCK ~50 MHz ASYNC SW

CLK-IN<1-0> 2x LEMOs 00

Ext. +5V / 3A Power Conn. VME J1 VME J2 40-pin DIL HEADER USB MCU JTAG

CLK-IN<1-0> 2x LEMOs 00

VME64x Digital Acquisition Board

Synchronization and trigger management

The QUIET ADC Implementation

Presentation transcript:

16 ( incl. 2x diff. pairs 2V5 LVDS ) 3x LEDs NIM ECL 12x LEDs 3 SHIFT REG. 2 CLKIN0 IN0 IN2 IN6 IN4 CLKIN1 CLKOUT0 OUT0 OUT2 OUT6 OUT4 CLKOUT1 SW 8 TTL HEX SELECT 16-pin AUX. CONNECTOR USB J-TAG X-TAL 80.15733MHz MPX PLL :2 40/80MHz select CLK Master DELAY 4x Slave DELAYS 4 CLKIN select FPGA & PROM 16 6 16 ( incl. 2x diff. pairs 2V5 LVDS ) SERIAL NO. MOD. RECORD 24 40-pin DIL BREAK-OUT HEADER (incl. 4x diff. pairs 2V5 LVDS ) 6x POWER 2x GND pins 32 EXT. +5V IN FUSES +3V3 +2V5 +1V8 +1V2 -5V -2V 6x DC-DC VME J1 J2 +5V Buffers VME BASE ADDRESS A<31-24> 22 Data 4Mbx18 SRAM Address MP-UCL, 18 August 2011 20x LEMO-00 All POWER Monitor 7 2x LEDs Xilinx Spartan3e XC3S1600E-5FGG400C 6x FUSES MCU