Xilinx “The Programmable Logic Company”

Slides:



Advertisements
Similar presentations
FPGA (Field Programmable Gate Array)
Advertisements

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.
Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.
Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.
Programmable Solutions in Smart Card Readers. ® Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.
Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
1 Programmable logic leader covers the playing field for high-performance, low-cost, high-density September 1998 Xilinx set to penetrate new markets with.
Highest Performance Programmable DSP Solution September 17, 2015.
Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.
® Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
File Number Here CPLD Competition. File Number Here Session Objectives  Review Strengths & Weaknesses of key competitors: —Lattice —Vantis —Altera 
® Programmable Solutions in ISDN Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
Introduction 1 Introduction. 2 Why Programmable Logic ?  Custom logic without NRE —needed for product differentiation  Fast time to market —shorter.
Spartan Series FPGAs. Introducing the Xilinx Spartan Series  New Xilinx solution for high-volume applications  No compromises Performance, RAM, Cores,
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
J. Christiansen, CERN - EP/MIC
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
® Programmable Solutions in Digital Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
® Spartan-II High Volume Solutions Overview. ® High Performance System Features Software and Cores Smallest Die Size Lowest Possible Cost.
® Additional Spartan-XL Features. ® Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process.
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.
EE3A1 Computer Hardware and Digital Design
HardWireTM FpgASIC The Superior ASIC Solution
CoolRunner XPLA3 CPLD Overview - August 2000 File Number Here ®
“Supporting the Total Product Life Cycle”
® Xilinx XC9500 CPLDs. ®  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD.
EE121 John Wakerly Lecture #15
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
1 2/1/99 Confidential Selling Xilinx Software vs. Altera Xilinx Academy February 24th, 1999.
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
World’s Best CPLDs For Low Power, Portable & Remote Applications.
Programmable Logic Devices
® XC9500XL CPLDs Technical Presentation. ® XC9500XL Overview  Superset of XC9500 CPLD  Optimized for 3.3V systems —compatible levels.
XC5200 Series A low cost gate array alternative Gate Array
Issues in FPGA Technologies
Summary Remaining Challenges The Future Messages to Take Home.
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
XC Developed for a Better ISP Solution
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
Xilinx Ready to Use Design Solutions
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
XC9500XV The Industry’s First 2.5V ISP CPLDs
ELEN 468 Advanced Logic Design
History of Embedded Systems
Vs. FLEX 10KA.
XC4000E Series Xilinx XC4000 Series Architecture 8/98
Programmable Logic Design Solutions
XILINX CPLDs The Total ISP Solution
This is the new logo for the XC4000X family
XC9500XL New 3.3v ISP CPLDs.
XC9500XL New 3.3v ISP CPLDs.
XILINX CPLDs The Total ISP Solution
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
The Xilinx Mission Software Silicon Service
FLASH is the Future for CPLDs
Win with HDL Slide 4 System Level Design
Electronics for Physicists
TECHNICAL PRESENTATION
HardWireTM FpgASIC The Superior ASIC Solution
Xilinx Alliance Series
Implementing Logic Gates and Circuits
Presentation transcript:

Xilinx “The Programmable Logic Company” The focus of this presentation is to inform the customer about the Excel with XL product announcement. This announcement covers our new CPLD, SPARTAN, and 4kX families. These new families open up new markets with lower cost, high-performance, and high-density devices. Xilinx covers the PLD designer for low-cost, high-performance & high-density PN 0010373

XILINX Products Complete Programmable Logic Solution CPLDs Software SPROMs Cores HardWire Hi-Rel This foil is a summary of the current Xilinx portfolio at the business unit level. It graphically illustrates that Xilinx is the complete programmable logic solution. Our competitors do not support customers with HardWire, Hi-Rel and an extensive Core offering. This is another reason to partner with Xilinx. FPGAs Complete Programmable Logic Solution

Xilinx Announces 21 New Devices in 1998 Leading the industry through ... Process Technology 0.35 & 0.25 micron technology Common Architectures Segmented routing Distributed RAM Business Unit Organization Dedicated marketing, engineering & support On September 28th, Xilinx released 21 new devices to the PLD user. This includes: Four XC9500XL CPLD devices Eight XC4000XLA Devices Four XC4000XV Devices Five Spartan XL Devices -Our ability to lead the industry in process technology with our strategic partners has again led to additional customer benefits. -Our common architecture has significantly reduced our time to introduce enhanced devices -Our business unit strategy provides focus on an individual product series assuring the customer that Xilinx will continue to develop industry-leading devices Biggest product launch in PLD history!

Xilinx Announces 21 New Devices in 1998 XC9500XL: Industry’s speed & cost leader 1st 0.35 micron & 3.3V Flash CPLD technology SpartanXL: Industry’s lowest cost FPGA FPGAs for under $3 XC4000XLA: Industry’s fastest FPGA XC4000XV: Industry’s largest FPGA 1st 500,000 gate FPGA, doubles density We have again asserted our leadership in Density, Speed, low power, and price. With this introduction we now offer the customer alternatives never before available. We are now reaching new applications and markets due to our aggressive price posture with 9500XL CPLDs and the very cost aggressive Spartan XL FPGA. Biggest product launch in PLD history!

4 New 9500XL Devices Industry’s first true 0.35 µm 3.3v Flash CPLD Lowest cost CPLD solution 1st ISP CPLD with 10,000 program/erase cycles & 20 year data retention Highest performance: tPD = 4ns, fSYS = 200 MHz First CPLD in chip scale packaging (CSP) Lowest price per macrocell solution The four 9500XL CPLD devices lead the industry with the lowest cost solution. It is the first true 0.35 micron 3.3 volt family. The 9500XL family provides the designer: - The industry’s best ISP solution - 20 year data retention - 10,000 program/erase cycles - Industry leading packaging - High performance All for one low price. And with Webfitter, our web-based evaluation tool, it’s easy to determine which CPLD device will best fit the customer’s design. Industry’s first true 0.35 µm 3.3v Flash CPLD

9500XL The True 3.3v Solution True 3.3V 0.35µm Small Die Xilinx XC9500XL (0.35µm metal) Degraded 5V Inefficient 3.3V Lattice ispLSI2000V Altera Max7000A Large Die Xilinx leads again in the process technology for both die size and FLASH. Altera recently stated in EBN 9/2/98 that they will not do any further shrinks beyond 0.25micron and they will integrate their CPLDs into the Raphael family. We believe this is because their technology prevents further shrinks. Where does this leave the CPLD user? FLASH will allow Xilinx continue migrating to smaller die sizes beyond 0.25 micron. Vantis Mach5LV (0.5µm metal) Slow Fast (0.5µm drawn length) (0.35µm drawn length)

Spartan Series FPGAs 5 New 3.3V Devices Xilinx is announcing another enhancement to our industry leading Spartan family after only 8 months! The SpartanXL series offers the ASIC and FPGA designer another five enhanced, low-cost devices. 5 New 3.3V Devices

Spartan XL Leadership Process technology Package offering Test flow Smallest die size of any FPGA with on-chip RAM Package offering Low-power architecture allows use of highest volume plastic packages (PLCC, VQ, TQ, PQ, BGA) Test flow Lower cost test hardware Built-in self test features Shorter test times Spartan XL continues to offer industry-leading FPGAs. - Smaller die sizes with on-chip RAM - Low power allows Xilinx to use high volume plastic packages resulting in lower cost - Test flows are made simple due to built in self testing

Programmable logic advantages at ASIC prices SpartanXL 3.3 Volt FPGAs First FPGA below $3.00 Entire family of 5 devices under $10.00 Up to 40,000 system gates with on-chip SelectRAMTM Programmable logic advantages at ASIC prices It’s all about Cost Leadership. We can now fit into sockets formerly not accessible to programmable suppliers. These sockets were filled by Orbit, AMI, Temec and other 2nd tier ASIC suppliers. Programmable logic advantages at ASIC prices

XC4000XLA & XC4000XV Now on to the 4KX families...

XC4000X Series 4000XLA 4000XV 4000XL Next Generation Doubles Density & 208 MHz 4000XLA 4000XV I/O Performance 96 MHz 4000XL Here are the members of the 4kX families and their capacity/performance limits. Again note the 500K density and the 200 MHz speeds. 180K 500K System Gates Next Generation Doubles Density & Performance of Industry leading XC4000X

12 Industry Leading XC4000X Series FPGAs XC4000XLA: Industry’s Fastest Family 8 New Devices Fastest FPGA 200 MHz chip-to-chip speeds First 0.25 micron devices New lower cost With eight new devices in the XC4000XLA family, Xilinx continues to be the leader in: density, low power consumption and speed. Leadership is very important to the customer when selecting vendors for strategic alliances. With the breadth of our product portfolio and the various alternatives we provide the customer the ability to design and purchase devices that meet their requirements. Xilinx does not offer only one or two devices and call it a product family. We also enable the customer to migrate to various product depending on their density, price, speed, power, and packaging needs.

XC4000XLA Doubles System Speeds 208 MHz 133 MHz 96 MHz This foil illustrates the system speed enhancements of the XC4000XLA and XC4000XV architectures. The new fast I/O clocks double the performance of the 4000XL global clocks to 208 MHz. System performance is measured as the inverse of clock-to-out + input setup + hold times. System Speed = 1 / (Clk-Out + Setup + Hold)

XC4000X Series Internal Performance 314 MHz 172 MHz 108 MHz Internal performance of large macro functions illustrate the high speed capabilities of the 4KX families. A 32-bit adder, which is complex and contains many logic levels, can reach 108 MHz. A pre-scaled counter tips the chart at 314 MHz. And an 8 by 256 dual-port RAM block achieves 172 MHz.

12 Industry Leading XC4000X Series FPGAs XC4000XV: Industry’s Largest FPGA 4 New Devices 500,000 system gates First 2.5v FPGA Advanced 0.25 micron 5LM process With four new devices in the XC4000XV family Xilinx continues to be the leader in density (500K system gates), speed and low power consumption (due to 2.5v operation). With the breadth of our product portfolio with many alternatives, we allow the customer to easily design devices that meet their needs.

0.25 Micron Process Reduces Power Consumption Our leading-edge process technology gives the customer a variety of very low power and high density devices. No other vendor gives the customer more options and allows him to design with the device that best fits their design parameters.

Xilinx Leadership Continues with 2M & 4 M SPROM Previously Today XC40250XV 256 XC40250XV 1704L 1702L Available Today! The Xilinx Serial Configuration PROM family We have the largest configuration memory available - 4Mbit 3.3V We have SPROMs (XC17Sxx/XL) for the SPARTAN FPGA family SPROMs are the fastest, easiest to use and most cost effective solution for the configuration of FPGAs. Xilinx supplies the lowest cost SPROMs in the industry ISP SPROM A Re-programmable, JTAG ISP compatible family Will be releasing: 4Mbit, 2Mb, 1Mb, 512Kb & 256Kb devices Currently under development with Samples scheduled for 12/98 VQ44 package for the largest PROMs Production volumes in Q199 24 devices 24 x 256 kbit = 6 Mbit 2 devices 4Mbit + 2Mbit = 6 Mbit Largest configuration SPROM in the industry

Xilinx: “The Programmable Logic Company” Summary “Excel with XL” largest product launch in history 21 new devices pushing the technology limits Lowest cost families in industry 9500XL CPLD SpartanXL FPGA Fastest FPGA: 4000XLA Highest density FPGA: 4000XV 2M & 4M SPROMs Xilinx has taken leadership by changing the paradigm (pa -ra-dime) most engineers have lived with when using ASICs. We now have a new breed of FPGAs ranging in density from 2,000 to 500,000 gates in the industry’s largest selection of speeds, packages, and voltages. We have the lowest cost families in the industry: a true low cost 3.3v CPLD with the 9500XL and a reprogrammable device including RAM, for under $3 with SpartanXL. The 4KX series provide the fastest and largest FPGAs in the industry with the 4000XLA and 4000XV families, with SPROMs to support them. So with the historic “Excel with XL” product launch, it affirms once more that Xilinx is: “The Programmable Logic Company”. ...wait for uncontrollable applause from the audience to subside Xilinx: “The Programmable Logic Company”