Embedded systems, Lab 1: notes

Slides:

Advertisements

Similar presentations

Field Programmable Gate Array

Advertisements

FPGA (Field Programmable Gate Array)

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.

Lecture 26: Reconfigurable Computing May 11, 2004 ECE 669 Parallel Computer Architecture Reconfigurable Computing.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

Design Flow – Computation Flow. 2 Computation Flow For both run-time and compile-time For some applications, must iterate.

Configurable System-on-Chip: Xilinx EDK

Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.

Evolution of implementation technologies

Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.

Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.

Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

HW/SW CODESIGN OF THE MPEG-2 VIDEO DECODER Matjaz Verderber, Andrej Zemva, Andrej Trost University of Ljubljana Faculty of Electrical Engineering Trzaska.

Figure 1.1 The Altera UP 3 FPGA Development board

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

Section I Introduction to Xilinx

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.

Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.

COE4OI5 Engineering Design. Copyright S. Shirani 2 Course Outline Design process, design of digital hardware Programmable logic technology Altera’s UP2.

CAD Techniques for IP-Based and System-On-Chip Designs Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {

Ch.9 CPLD/FPGA Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.

System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.

Xilinx Development Software Design Flow on Foundation M1.5

Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.

COE 405 Design and Modeling of Digital Systems

Programmable Logic Devices

Array Synthesis in SystemC Hardware Compilation Authors: J. Ditmar and S. McKeever Oxford University Computing Laboratory, UK Conference: Field Programmable.

Field Programmable Gate Arrays (FPGAs) An Enabling Technology.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.

1 - CPRE 583 (Reconfigurable Computing): VHDL to FPGA: A Tool Flow Overview Iowa State University (Ames) CPRE 583 Reconfigurable Computing Lecture 5: 9/7/2011.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.

M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.

Survey of multicore architectures Marko Bertogna Scuola Superiore S.Anna, ReTiS Lab, Pisa, Italy.

COE4OI5 Engineering Design Chapter 1: The 15 minutes design.

Teaching Digital Logic courses with Altera Technology

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

VHDL From Ch. 5 Hardware Description Languages. History 1980’s Schematics 1990’s Hardware Description Languages –Increased due to the use of Programming.

A Brief Introduction to FPGAs

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.

EET 1131 Unit 4 Programmable Logic Devices

Programmable Hardware: Hardware or Software?

ASIC Design Methodology

Lab 0: Familiarization with Equipment and Software

Topics Modeling with hardware description languages (HDLs).

ECE 4110–5110 Digital System Design

Topics Modeling with hardware description languages (HDLs).

Programmable Logic Devices: CPLDs and FPGAs with VHDL Design

Reconfigurable Computing

Field Programmable Gate Array

Field Programmable Gate Array

Field Programmable Gate Array

Figure 3.1 Digital logic technologies.

Figure 3.1 Digital logic technologies.

Figure 3.1 Digital logic technologies.

Dynamically Reconfigurable Architectures: An Overview

ECE 699: Lecture 3 ZYNQ Design Flow.

HIGH LEVEL SYNTHESIS.

THE ECE 554 XILINX DESIGN PROCESS

Digital Designs – What does it take

THE ECE 554 XILINX DESIGN PROCESS

CS 140L Lecture 1 Professor CK Cheng 10/2/02.

Xilinx Alliance Series

Programmable logic and FPGA

Presentation transcript:

Embedded systems, Lab 1: notes programmable logic Altera devices and the Altera tools major tasks in the “silicon programming” process

"silicon compilation": basic idea: restrict possible physical configurations; sacrifice area / performance for "regularity" of design; use regular physical structures to enable AUTOMATION of layout All CAD tools will sacrifice some area/performance for automation and the ability to do "large" designs, just as software compilers sacrifice some efficiency for the ability to use a high-level language instead of assembly language; designer productivity will increase substantially, however SW Programming: Write Program (HLL) Link to Libraries Load/ Execute Compile Silicon Programming: Com-pile/ Link to phys. libe Write Program (HDL/Scm) Program Device/ Execute Fit Simu-late

LE (Logic Element) LAB (Logic Array Block) RAM Block

Example: using a lookup table to describe a gate network: f(A,B,C) = A'B'C + A'BC' + A'BC + ABC Inputs: ABC out 000 0 001 1 010 1 011 1 100 0 101 0 110 0 111 1

Altera Project Flow (“Rapid Prototyping”): 1. (Hierarchical) DESIGN design entry schematic (mydesign.gdf) vhdl, Verilog, … IP cores 2.Compilation translation, optimization, synthesis (“netlist”) device fitting (placement and routing) Floorplan editor Report generation 3.”Execution” Timing analysis simulation (functional / timing) device programming, hardware verification

DE-1 board: Cyclone® II 2C20 FPGA Technology: SRAM General description: http://en.wikipedia.org/wiki/Static_Random_Access_Memory General information on “programmable” devices: http://www.tutorial-reports.com/computer-science/fpga/user-programmability.php

Reconfigurable computing: We can create arrays of programmable devices Programmability will allow us to change the hardware capabilities "on the fly"--e.g., reprogram some devices while others are being used for processing; this allows us to "reconfigure" the hardware to adapt to specific processing needs, just as we can now rewrite software example: Xilinx Virtex FPGA boards