Presentation is loading. Please wait.

Presentation is loading. Please wait.

HIGH LEVEL SYNTHESIS.

Published byOlivia Stanley Modified over 5 years ago

Similar presentations

Presentation on theme: "HIGH LEVEL SYNTHESIS."— Presentation transcript:

1 HIGH LEVEL SYNTHESIS

2 Digital Circuits General-purpose processors:
High-volume sales. High performance. Application-Specific Integrated Circuits (ASICs): Varying volumes and performances. Large market share. Special applications (e.g. space).

3 Computer-Aided Design
Enabling design methodology. Makes electronic design possible: Large scale design management. Design optimization. Feasible implementation choices grow rapidly with circuit size Reduced design time. CAD tools have reached good level of maturity. Continuous grows in circuit size and advances in technology requires CAD tools with increased capability. CAD tools affected by Semiconductor technology Circuit type

4 Digital System Design Styles
Adapt circuit design style to market requirements Parameters: Cost. Performance. Volume. Full custom Maximal freedom High performance blocks Slow Semi-custom Standard Cells Gate Arrays Mask Programmable (MPGAs) Field Programmable (FPGAs)) Silicon Compilers & Parametrizable Modules (adder, multiplier, memories)

5 Semi-Custom Design Styles

6 How to Deal with Design Complexity?
Moore’s Law: Number of transistors that can be packed on a chip doubles every 18 months while the price stays the same. Hierarchy: structure of a design at different levels of description Abstraction: hiding the lower level details.

7 Design Hierarchy Top – Down Bottom UP

8 Abstractions An Abstraction is a simplified model of some Entity which hides certain amount of the Internal details of this Entity Lower Level abstractions give more details of the modeled Entity. Several levels of abstractions (details) are commonly used: System Level Chip Level Register Level Gate Level Circuit (Transistor) Level Layout (Geometric) Level More Details (Less Abstract)

9 Design Domains & Levels of Abstraction
Designs can be expressed / viewed in one of three possible domains Behavioral Domain (Behavioral View) Structural/Component Domain (Structural View) Physical Domain (Physical View) A design modeled in a given domain can be represented at several levels of abstraction (Details)

10 Three Abstraction Levels of Circuit Representation
Architectural level: Operations implemented by resources. Logic level: Logic functions implemented by gates. Geometrical level: devices are geometrical objects.

11 Modeling Views Behavioral view: Structural view: Physical view:
Abstract function. Structural view: An interconnection of parts. Physical view: Physical objects with size and positions.

12 Levels of Abstractions & Corresponding Views

13 Gajski and Kuhn's Y Chart

14 Design Domains & Levels of Abstraction

15 Design vs. Synthesis Design: Synthesis:
A Sequence of synthesis steps down to a level of abstraction which is manufacturability Synthesis: Process of transforming H/W from one level of abstraction to a lower one Synthesis may occur at many different levels of abstraction Behavioral or High-level synthesis Logic synthesis Layout synthesis

16 Digital System Design Cycle
Design Idea  System Specification Behavioral (Functional) Design Pseudo Code, Flow Charts Architecture Design Bus & Register Structure Logic Design Netlist (Gate & Wire Lists) Circuit Design Transistor List Physical Design VLSI / PCB Layout Fabrication & Packaging

17 Synthesis Process

18 Circuit Synthesis Architectural-level synthesis:
Determine the macroscopic structure: Interconnection of major building blocks. Logic-level synthesis: Determine the microscopic structure: Interconnection of logic gates. Geometrical-level synthesis: (Physical design): placement and routing Determine positions and connections.

19 Architecture Design

20 Behavioral or High-Level Synthesis
The automatic generation of data path and control unit is known as high-level synthesis. Tasks involved in HLS are scheduling and allocation Scheduling distributes the execution of operations throughout time steps Allocation assigns hardware to operations and values. Allocation of hardware cells include functional unit allocation, register allocation and bus allocation. Allocation determines the interconnections required.

21 Behavioral Description and its Control Data Flow Graph (CDFG)
X = W + ( S * T ) Y = ( S * T ) + ( U * V ) * + W S T U V X Y (a) CDFG (b) W S T U V X Y 1 2 3 (c) Scheduled CDFG

22 Resulting Architecture Design
MUX X Y W + Z * S U T V Bus 1 Data Path

23 Design Automation & CAD Tools
Design Entry (Description) Tools Schematic Capture Hardware Description Language (HDL) Simulation (Design Verification) Tools Simulators (Logic level, Transistor Level, High Level Language “HLL”) Synthesis Tools Formal Verification Tools Test Vector Generation Tools

Download ppt "HIGH LEVEL SYNTHESIS."

Similar presentations

FPGA (Field Programmable Gate Array)

FPGA (Field Programmable Gate Array)
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
The Design Process Outline Goal Reading Design Domain Design Flow

The Design Process Outline Goal Reading Design Domain Design Flow
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals.

COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals.

COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals.
COE 405 Hardware Design Environments

COE 405 Hardware Design Environments
COE 405 Introduction to Digital Design Methodology

COE 405 Introduction to Digital Design Methodology
VLSI Tarik Booker. VLSI? VLSI – Very Large Scale Integration Refers to the many fields of electrical and computer engineering that deal with the analysis.

VLSI Tarik Booker. VLSI? VLSI – Very Large Scale Integration Refers to the many fields of electrical and computer engineering that deal with the analysis.
(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.
GOOD MORNING.

GOOD MORNING.
Design methodology.

Design methodology.
Electronic Design Automation. Course Outline 1.Digital circuit design flow 2.Verilog Hardware Description Language 3.Logic Synthesis –Multilevel logic.

Electronic Design Automation. Course Outline 1.Digital circuit design flow 2.Verilog Hardware Description Language 3.Logic Synthesis –Multilevel logic.
VHDL Structured Logic Design School of Electrical Engineering University of Belgrade Department of Computer Engineering Ivan Dugic Veljko.

VHDL Structured Logic Design School of Electrical Engineering University of Belgrade Department of Computer Engineering Ivan Dugic Veljko.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Principles Of Digital Design Chapter 1 Introduction Design Representation Levels of Abstraction Design Tasks and Design Processes CAD Tools.

Principles Of Digital Design Chapter 1 Introduction Design Representation Levels of Abstraction Design Tasks and Design Processes CAD Tools.
CAD for Physical Design of VLSI Circuits

CAD for Physical Design of VLSI Circuits
Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Similar presentations

Ads by Google