Process integration 2: double sided processing, design rules, measurements sami.franssila@aalto.fi.

Slides:



Advertisements
Similar presentations
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
Advertisements

CMOS Process at a Glance
ECE/ChE 4752: Microelectronics Processing Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Overview of Nanofabrication Techniques Experimental Methods Club Monday, July 7, 2014 Evan Miyazono.
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
Bulk MEMS 2014, Part 1 Types of MEMS Bulk MEMS: anisotropic wet or DRIE of bulk silicon SOI MEMS: DRIE or wet etching of SOI.
Process integration
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
Bulk MEMS 2013, Part 2
The Deposition Process
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
NIST Nanofabrication Facility. CNST Nanofab A state-of-the-art shared-use facility for the fabrication and measurement of nanostructures –19,000 sq ft.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
McGill Nanotools Microfabrication Processes
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
Surface MEMS 2014 Part 1
IC Process Integration
Chapter Extra-2 Micro-fabrication process
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
Lecture 24a, Slide 1EECS40, Fall 2004Prof. White Lecture #24a OUTLINE Device isolation methods Electrical contacts to Si Mask layout conventions Process.
Introduction to Prototyping Using PolyMUMPs
Top Down Manufacturing
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
Top Down Method Etch Processes
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
1. Wafer clean 2. Thermal oxidation 3. PR coating and patterning, Mask #1 4. Wet BOE etching SiO2 Dry RIE etching low stress nitride 5. Positive resist.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,
Thin films
MEMS 2016 Part 2 (Chapters 29 & 30)
(Chapters 29 & 30; good to refresh 20 & 21, too)
Etching Chapters 11, 20, 21 (we will return to this topic in MEMS)
Microfabrication Home exercise #3 Return by Feb 21st, 22 o’clock
Microfabrication for fluidics, basics and silicon
Scaling
Wafer bonding (Chapter 17) & CMP (Chapter 16)
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Simplified process flow for bonding interface characterization
Microfabrication Home 3 exercise Return by Feb 5th, 22 o’clock
Microfabrication Home exercise 1
Solid State Devices EE 3311 SMU
Manufacturing Process I
Thin film technology, intro lecture
CMOS Process Flow.
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
Chapter 1 & Chapter 3.
Process Flow for ESS5810 AMSF
NanoFab Simulator Update
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Etch Dry and Wet Etches.
Processing for optical communication devices
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Memscap - A publicly traded MEMS company
Manufacturing Process I
(2) Incorporation of IC Technology Example 18: Integration of Air-Gap-Capacitor Pressure Sensor and Digital readout (I) Structure It consists of a top.
SILICON MICROMACHINING
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Manufacturing Process I
CSE 87 Fall 2007 Chips and Chip Making
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Process integration 2: double sided processing, design rules, measurements sami.franssila@aalto.fi

Equipment: 1- or 2-sided processing Beam processes 1-sided Immersion processes 2-sided -photon beams (=lithography) -liquids (=wet etching) -atom beams (=evaporation) -liquids (=cleaning) -ion beams (=implantation) -gases (= oxidation, diffusion) -mixture of beams (=plasmas) -gases (=CVD)

Double-sided processes Thermal oxidation CVD Wet etching Wet cleaning

Single side processes Ion implantation PECVD, RIE

Wet etch vs. plasma etch Oxide wet etch in HF Oxide plasma etch in CHF3 Film removed from backside Undercutting etch profile Film remains on backside Vertical sidewalls profile

Fluidic filters a c b d

Cross section vs. layout view

Top view Cross section view

Fluidic filters (2) Criteria: Need one or two wafers ? Cost, bonding... Pass size determined by litho ? Bonding ? Flow resistance ? Aperture ratio. Clogging ? Active cleaning ?

Fluidic filters Lithography and etching determine pass size b c d Lithography and etching determine pass size Thin film deposition determines pass size Lithography and etching determine pass size Bonding/etching determines pass size

Pass size by thin film deposition Litho & etch ”red” film

Etch ”black” film Front view

Alignment and design rules Example of Overlap rule: Coinciding structures must overlap by (LW/3)

Alignment and design rules There is no perfect alignment  overlap used: Coinciding structures must overlap (by ~LW/3)

Design rules (2) Correct mask size and perfect alignment Correct size but misaligned Correct alignment but mask size error b c

Design rules (3) Top electrode is made smaller than bottom electrode, to make sure that it lands on capacitor dielectric on planar area. CVD ox-1 CVD ox-2 fused silica CVD ox-3 capacitor Mo resistor SiCr resistor Au-coil nitride Capacitor area

Design rules (4) Minimum linewidth rule Minimum spacing rule Initial assumption: minimum LW = minimum space Overlap rules for structures on different layers Breaking design rules ruins your process (=you are expecting too much from the process) Within one layer

Resistor design Give design rules for resistor ! #2 contactsholes #3 metallization Give design rules for resistor ! Note that wet etched and plasma etched processes have different design rules !

Self-alignment: CMOS gate N+ areas automatically aligned relative to poly gate. No overlap needed. Poly does not need separate doping step: it is doped by the same implant as N+ areas. poly N+ N+ P-well

Order of process steps

NbN bolometer in SEM Figure courtesy Leif Grönberg, VTT

Bolometer Bolometer mask view process flow 6) 2nd lithography 7) Oxide etch 8) Silicon isotropic etch 1) CVD oxide 2) Metal deposition 3) Lithography 4) Metal etching 5) Resist strip

Critical vs. non-critical steps Bonding defines 1 µm capacitor gap Bonding creates 500 µm channel

(Non)Uniformity Thermal oxidation Spin coating Excellent uniformity, 1% ALD RIE CVD Uniformity 3-5% Sputtering CMP 10% uniformity

Mapping and uniformity To check something across the wafer, we must have a quick monitoring measurement that can be repeated many times. Ellipsometer measurement of oxide thickness http://pubs.rsc.org/en/content/articlehtml/2014/tc/c4tc00046c

Cost of measurement If the wafer is consumed in the measurement, the cost of measurement will be at least the wafer cost  tens of euros 100 000 € equipment, operator cost is 100 000€ for 5 years, 1 sec/measurement, 49 points/wafer  1500 wafers/day, 2.5 million/5 years  cost of mapping the wafer is 8 cents. If 20 000 chips/wafer  4 µcents/chip Hot-wall MOCVD for highly efficient and uniform growth of AlN A. Kakanakova-Georgieva · R. R. Ciechonski · U. Forsberg · A. Lundskog · E. Janzén Crystal Growth & Design 2008

Film characterization needs -spatial resolution (image spot size) -depth resolution (surface vs. bulk properties) -elemental detection (constituents, impurities) -structural information (grain structure) -dimensional characterization (thickness) -mechanical properties (curvature, stress,…) -surface properties (roughness, reflectivity,…) -top view vs. cross sectional imaging -…

Sputtered TiN characterization

Process monitoring Measurement = general term Monitoring = quick measurement in production Problem Measurement Monitoring in R&D phase in production Gate oxide thickness TEM cross-section Ellipsometer Implant dose SIMS profile Sheet resistance Stress X-ray rocking curve Wafer bow Ti:N ratio in TiN Auger spectroscopy Resistivity