Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship.

Slides:



Advertisements
Similar presentations
Experiment 17 A Differentiator Circuit
Advertisements

[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
RF Circuit Design Chris Fuller /7/2012.
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
PCB Design for 1 Gbps ECE 4006 Dr Brooke. Overview What signals are being routed? How can you route those signals? How to apply routing to PCB? PCB design.
1 ECE 477 Simulation Project For any inquires, contact
RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,
Time-domain Reflectometry (TDR) Measurements
Optical Receivers Abdul Rehman. Receiver Components Most lightwave systems employ the digital format. Figure below shows a digital optical receiver Its.
Signal Conditioning.
Fiber-Optic Communications
EE311: Junior EE Lab Phase Locked Loop J. Carroll 9/3/02.
ECE 4006 Senior Design Project Talal Mohamed Jafaar Ibrahima Bela Sow Mohammad Faisal Zaman Bringing Gigabit Ethernet to the Masses Supervisor: Dr. Martin.
Worst-Case Timing Jitter and Amplitude Noise in Differential Signaling Wei Yao, Yiyu Shi, Lei He, Sudhakar Pamarti, and Yu Hu Electrical Engineering Dept.,
1 High-Speed Digital Test & Measurement Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-
© 2001 By Default! A Free sample background from Slide 1 Gigabit Optical Ethernet ECE 4006C – Spring 2002 – G1 Team Ryan.
2/23/2010R. Munden - Fairfield University1. Objectives Describe double conversion and up-conversion and explain their advantages Analyze the advantages.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
A Differentiator Circuit.  All of the diagrams use a uA741 op amp. ◦ You are to construct your circuits using an LM 356 op amp.  There is a statement.
Experiment 17 A Differentiator Circuit
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
ECE 135 – The Three Presentation 10 Bryan Chavez with Pat Cleary & Kevin Parker April 14 th, 2005 April 14 th, 2005.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Page 1EE 461 – Digital System Design Spring 2010 EELE 461/561 – Digital System Design Eye Diagrams in ADS.
Arctic RS-485 / RS-422. RS- 485 Also known as RS-485 Half Duplex, RS wire same pair is used to transmit and receive data only one device can transmit.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Analysis of Phase Noise in a fiber-optic link
ECES 352 Winter 2007Ch 13 Oscillators1 Oscillators *Feedback amplifier but frequency dependent feedback *Positive feedback, i.e. β f (  ) A (  ) < 0.
SJD/TAB1 EVLA Fiber Selection Critical Design Review December 5, 2001.
Progress Report of Gigabit Ethernet Design ECE 4006A October 18, 2001 Ashley Lee Shaun Rosemond.
2.5Gbps jitter generator Part 1 final presentation.
October 31st, 2005CSICS Presentation1 A 1-Tap 40-Gbps Decision Feedback Equalizer in a  m SiGe BiCMOS Technology Adesh Garg, Anthony Chan Carusone.
Senior Design 4006C Group G7 Final Report 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff Schlipf.
VCSEL High Speed Drivers
Optical Gigabit Ethernet Group F.O.R.E. Final Presentation Chris Abbott, Ronen Adato, David Larado 4/21/2005.
Session 6 - Sensor Modelling
ECE 135 Final Presentation The Three … aka Pat Cleary with Kevin Parker & Bryan Chavez April 21 st, 2005 April 21 st, 2005.
12006 MAPLD International ConferenceSpaceWire 101 Seminar SpaceWire Physical Layer Issues 2006 MAPLD International Conference Washington, D.C. September.
ECE 4710: Lecture #12 1 Normalized A =  2 Unipolar NRZ Advantages: 1) Easy to generate for TTL (0, +5V) 2) Single supply voltage 3) Best FNBW Disadvantages:
ECE 4710: Lecture #13 1 Bit Synchronization  Synchronization signals are clock-like signals necessary in Rx (or repeater) for detection (or regeneration)
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
PARISUTHAM INSTITUTE OF TECHNOLOGY AND SCIENCE DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR/ III SEMESTER LINEAR INTEGRATED CIRCUITS AND.
ECE 4371, Fall, 2015 Introduction to Telecommunication Engineering/Telecommunication Laboratory Zhu Han Department of Electrical and Computer Engineering.
EE 230: Optical Fiber Communication Lecture 12
Design a Logic Probe Experiment 20.
COMMUNICATION SYSTEM EEEB453 Chapter 5 (Part IV Additional) DIGITAL TRANSMISSION.
Implementing a 10 Gb/s VCSEL Driven Transmitter for Short Range Applications Irfan N. Ali Michael C. Clowers David S. Fink Sean K. Garrison Jeff A. Magee.
Technion – Israel Institute of Technology Department of Electrical Engineering Spring 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
Digital Voltmeter (DVM)
NameFIELDS iPDR – Subject Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Box Selda S. Heavner U.C. Berkeley 1.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
BER-tester for GEB board. Main components&restrictions TLK2501 serializer/deserializer/pseudo random generator Genesys FPGA development board Multiplexer.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
8133A Overview. 8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
Status Presentation Group 7: 1394b Receiver Aparna Trimurty Stancil Starnes Jeff Shlipf March 28th, 2002.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
Optical Gigabit Ethernet Group 4 February 3, 2005 Ronen Adato.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Preamplifier R&D at University of Montreal for the drift chamber J.P. Martin, Paul Taras.
HEC I chip design Short summary (J.Bán).
Fundamentals of Electric Circuits Chapter 5
Discussion today Using Lumerical INTERCONNECT we will simulate a full 50Gbps (25Gbps X 2) 2-channel WDM optical link. Today we will look at the following:
Receiver Circuit Testing
Receiver Circuit Testing
Fundamentals of Electric Circuits Chapter 5
Impedance of the 2x50 to 100 ohm transformers.
Presentation transcript:

Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship

Circuit Test Setup Pattern Generator Attenuator Oscilloscope

Signal Monitoring Terminated 50  coax for > 1 Mbps capacitance (NRZ data, 50 ohms): –1/2piRC > data rate

RF Oscillation Prevention Grounded coax for all inputs Single ground point for bias

RF Circuit Test 50  transmission line to chip: –Stripline printed circuit boards –or short lines 50  output drivers

BER Measurement PRBS source Attenuation Error measurement

PRBS source Pseudo random data is severe test of receiver Length of zero or one string is critical (ISI) Eye diagram is “open” for low ISI

Attenuation Sensitivity of receiver: –BER at fixed p in and data rate Noise floor due to dynamic range limits –Need to vary p in

Error Measurement Correlate PRBS and output data BER = number of errors / data bits sent BER = or typical i.e., 1 error per Gbit of data = 10 -9