Presentation is loading. Please wait.

Presentation is loading. Please wait.

Progress Report of Gigabit Ethernet Design ECE 4006A October 18, 2001 Ashley Lee Shaun Rosemond.

Similar presentations


Presentation on theme: "Progress Report of Gigabit Ethernet Design ECE 4006A October 18, 2001 Ashley Lee Shaun Rosemond."— Presentation transcript:

1 Progress Report of Gigabit Ethernet Design ECE 4006A October 18, 2001 Ashley Lee Shaun Rosemond

2 Test Setup Digital Oscilloscope Bit Error Tester Pattern Generator Evaluation Board A) Eye Generation B) BERs Rx Tx

3 Initial Instrument Settings Pattern Generator (Microwave Logic gigaBERT-1400Tx)Pattern Generator (Microwave Logic gigaBERT-1400Tx) –0.5V amplitude 1GHz square wave –2 7 -1 Pattern setting Tektronix TDS 694C Digital OscilloscopeTektronix TDS 694C Digital Oscilloscope –Channels 1&2 receive ports from module –Channel 3 is clock from pattern generator Used as trigger source for displayUsed as trigger source for display

4 Bit Error Rates Using 100m SC/SC FiberUsing 100m SC/SC Fiber Pattern: 2 7 -1Pattern: 2 7 -1 –0 errors at 10 -11 (100 sec at 1GHz) Pattern: 2 23 -1Pattern: 2 23 -1 –BER=1.1*10 -8 (at 1.2GHz) –BER=6.8*10 -6 (at 1.4GHz)

5 Eye Mask IEEE standard 802.3z standard eye mask for data transmit of 1000BASE-LX receiverIEEE standard 802.3z standard eye mask for data transmit of 1000BASE-LX receiver Defines eye that will allow acceptable data transferDefines eye that will allow acceptable data transfer Function of ratio of eye opening to bit period normalized amplitudeFunction of ratio of eye opening to bit period normalized amplitude

6 Eye Diagrams

7 Validation of the Eye Green – Eye Mask Inscribed in OpeningGreen – Eye Mask Inscribed in Opening Red – Ratio between bit period and eye opening ~ 80%Red – Ratio between bit period and eye opening ~ 80% Blue – Normalized Amplitude ~ 75%Blue – Normalized Amplitude ~ 75%

8 Design Issues Veering PinsVeering Pins Power Supply ConnectivityPower Supply Connectivity Interference during TestingInterference during Testing

9 Future Design Issues Signal Detect (Pin 4) – coaxial cable to connect to Intel BoardSignal Detect (Pin 4) – coaxial cable to connect to Intel Board Prevent Breakage of Soldered Connections on Intel BoardPrevent Breakage of Soldered Connections on Intel Board Resistors and Capacitors on Intel BoardResistors and Capacitors on Intel Board –SD Pin (Biasing Resistors) –AC Coupling Capacitors –Biasing Resistors (Pins 2 and 3)

10 Any Questions??


Download ppt "Progress Report of Gigabit Ethernet Design ECE 4006A October 18, 2001 Ashley Lee Shaun Rosemond."

Similar presentations


Ads by Google