EPROM/OTPROM Module MTT48 V2.1 14 - 1 EPROM PROGRAMMING.

Slides:



Advertisements
Similar presentations
Microprocessors.
Advertisements

PROGRAMMABLE PERIPHERAL INTERFACE -8255
System Overview MTT48 V Motorol a MOTOROLA 68HC08 INTRODUCTION AND SYSTEM OVERVIEW.
MC68HC11 System Overview. System block diagram (A8 version)
External Interrupt Module MTT EXTERNAL INTERRUPT REQUEST MODULE (IRQ)
Chapter 2 HARDWARE SUMMARY
Appendix C: Mask Option Register MTT48 V2.0 C - 1 APPENDIX C: MASK OPTION REGISTER.
68HC11 Polling and Interrupts
ECE 372 – Microcontroller Design Parallel IO Ports - Interrupts
Read Chapter 3 (David E. Simon, An Embedded Software Primer)
Coordinate Based Tracking System
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
Micro-controller or embedded controller
1 ECE 263 Embedded System Design Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System.
Sec (1.2): Main memory. Memory: Stores data and instructions in the beginning, intermediate and final stages of the processing.
Basic Computer Organization CH-4 Richard Gomez 6/14/01 Computer Science Quote: John Von Neumann If people do not believe that mathematics is simple, it.
Clock Generation Module MTT CLOCK GENERATION MODULE (CGM)
NS Training Hardware. System Controller Module.
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
ECE 447: Lecture 1 Microcontroller Concepts. ECE 447: Basic Computer System CPU Memory Program + Data I/O Interface Parallel I/O Device Serial I/O Device.
Minimum Systems and the PIC 16F84A Chapter Two Dr. Gheith Abandah1.
Intel
Higher Computing Computer Systems S. McCrossan 1 Higher Grade Computing Studies 2. Computer Structure Computer Structure The traditional diagram of a computer...
Monitor ROM Module MTT48 V MONITOR ROM MODULE (MON)
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 Clock Generator.
Introduction to Computing: Lecture 4
Revised: Aug 1, ECE 263 Embedded System Design Lesson 1 68HC12 Overview.
Chapter 6: Interrupts and Resets
M Semiconductor Products Sector Computer Operating Properly Module Detail Slide #1 of 7 Tutorial Introduction PURPOSE -To explain how to configure and.
1 SERIAL PORT INTERFACE FOR MICROCONTROLLER EMBEDDED INTO INTEGRATED POWER METER Mr. Borisav Jovanović, Prof.dr Predrag Petković, Prof.dr. Milunka Damnjanović,
MCU: Interrupts and Timers Ganesh Pitchiah. What’s an MCU ?
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
HC08 ARCHITECTURE DETAILS
Internal Input/Output Devices (I/O Subsystems)
Interrupts and reset operations. Overview  Introduction to interrupts – What are they – How are they used  68HC11 interrupt mechanisms – Types of interrupts.
ECE Lecture 1 Microcontroller Concepts. Basic Computer System CPU Memory Program + Data I/O Interface Parallel I/O Device Serial I/O Device Data.
Lecture 11 Low Power Modes & Watchdog Timers
I T Essentials I Chapter 1 JEOPARDY HardwareConnector/CablesMemoryAcronymsPotpourri
Direct Memory Access Module MTT M DIRECT MEMORY ACCESS MODULE (DMA)
S4525A Peripherals & Enhanced FLASH 1 © 1999 Microchip Technology Incorporated. All Rights Reserved. S4525A Peripherals & Enhanced FLASH 1 Peripherals.
Low Power Modes MTT48 V LOW POWER OPERATION.
ECE 265 – LECTURE 3 68HC11 Address Space, Memory, Registers, and data transfers 3/29/ ECE265.
ELE22MIC Lecture 9 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR Parallel to Serial Data Conversion External Address Bus Latching Address.
Microprocessor. Interrupts The processor has 5 interrupts. CALL instruction (3 byte instruction). The processor calls the subroutine, address of which.
1 Interrupts, Resets Today: First Hour: Interrupts –Section 5.2 of Huang’s Textbook –In-class Activity #1 Second Hour: More Interrupts Section 5.2 of Huang’s.
Computer Architecture Lecture 24 Fasih ur Rehman.
I/O Ports MTT I/O PORTS. I/O Ports MTT Module Objectives Configure any pin as either input or output Read or write data from/to port.
Appendix B: System Development Example MTT48 V2.1 B - 1 APPENDIX B: SYSTEM DEVELOPMENT.
INTRODUCTION TO PIC MICROCONTROLLER. Overview and Features The term PIC stands for Peripheral Interface Controller. Microchip Technology, USA. Basically.
Serial Communications Interface Module Slide #1 of 19 MC68HC908GP20 Training PURPOSE -To explain how to configure and use the Serial Communications Interface.
System Integration Module MTT Motoola SYSTEM INTEGRATION MODULE (SIM)
Computer operation is of how the different parts of a computer system work together to perform a task.
ECE 371 Microprocessor Interfacing
Execution Architecture MTT CPU08 Core M CPU08 INTRODUCTION.
Resets & Interrupts MTT CPU08 Core Motorola CPU08 RESETS & INTERRUPTS.
CS-280 Dr. Mark L. Hornick 1 Sequential Execution Normally, CPU sequentially executes instructions in a program Subroutine calls are synchronous to the.
Computer Operating Properly Module MTT COMPUTER OPERATING PROPERLY MODULE (COP)
8255:Programmable Peripheral Interface
Low-Voltage Inhibit Module MTT M LOW VOLTAGE INHIBIT MODULE (LVI)
Memory Organisation & Modes of Operations By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg, SITS, Pune-41
George W. Woodruff School of Mechanical Engineering, Georgia Tech ME4447/6405 ME 4447/6405 Microprocessor Control of Manufacturing Systems and Introduction.
Components of a typical full-featured microcontroller.
INTV1 & MMCV4 By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg., SITS, Pune-41 URL: microsig.webs.com.
Introduction to Microcontroller Technology
HCS12 Exceptions Maskable Interrupts
68HC11 Interrupts & Resets.
Hardware Source: ttp:// under
Introduction to Microprocessors and Microcontrollers
X1 & X2 These are also called Crystal Input Pins.
Presentation transcript:

EPROM/OTPROM Module MTT48 V EPROM PROGRAMMING

EPROM/OTPROM Module MTT48 V Module Objective Learn the difference between EPROM and OTPROM. Learn how to program the EPROM.

EPROM/OTPROM Module MTT48 V EPROM MODULE 68HC08 CPU System Integration Module (SIM) Clock Generation Module (CGM) Timer Interface Module (TIM) Direct Memory Access Module (DMA) Serial Communications Interface (SCI) Internal Bus (IBUS) Serial Peripheral Interface (SPI) Random Access Memory (RAM) Electronically Programmable Memory (EPROM) LVI COP Monitor ROM IRQ BREAK RESET EPROM Erasable, 36 Kbytes ProgrammableOTPROM One-Time, 36 Kbytes Programmable ROM MCU without the quartz window can’t be erased EPROM/OTPROM Memory Locations: $6E00 -$FDFF

EPROM/OTPROM Module MTT48 V EPROM/OTPROM Control Register EPROM Control Register (EPMCR) EPROM/OTPROM Charge Pump Disable (EPMCPD) –Used for reading EPROM at low voltage –Disable pump if MCU is operating at 2.7 V or higher 1 = Charge pump disabled 0 = Charge pump enabled EPROM/OTPROM Latch Control (ELAT) –Latches the address and data buses for programming 1 = Buses set for EPROM/OTPROM programming 0 = Buses set for normal operation –Clearing ELAT also clears the program control bit(EPGM) –Data cannot be read when ELAT is set EPROM/OTPROM Program Control (EPGM) –Applies IRQ1/V PP voltage to EPROM/OTPROM –ELAT must already be set to write to EPGM 1 = EPROM/OTPROM programming power switched on 0 = EPROM/OTPROM programming power swithced off READ: RESET: WRITE: EPMCR $FE07 EPMCPD ELAT EPGM

EPROM/OTPROM Module MTT48 V EPROM/OTPROM Programming Sequence Sequence for programming a byte of EPROM/OTPROM: 1) Apply the programming voltage to IRQ1/V PP pin 2) Set the ELAT bit 3) Write to any EPROM/OTPROM address –Note: writing to an invalid address prevents the programming voltage from being applied. 4) Set the EPGM bit 5) Wait for a time, t EPGM. 6) Clear the ELAT and EPGM bits note - Clearing the ELAT bit automatically clears the EPGM –Setting the ELAT and EPGM bit with one instruction will set ELAT but clear EPGM. –EPGM must be set by a separate instruction in the programming sequemce.

EPROM/OTPROM Module MTT48 V Security Mask Option Register (MOR) EPROM/OTPROM Security bit (SEC) –Prevents reading of the EPROM/OTPROM –Writing to the MOR register has no effect 1 = EPROM/OTPROM security enabled 0 = EPROM/OTPROM security disabled RESET: UNAFFECTED BY RESET WRITE: MOR READ: 0 LVISTOP LVIRST LVIPWR SSREC SEC STOP COPD

EPROM/OTPROM Module MTT48 V Low Power STOP mode Charge pump returns to V DD Exiting STOP mode Charge pump resumes/stabilizes during oscillator start up

EPROM/OTPROM Module MTT48 V Summary RESET: UNAFFECTED BY RESET WRITE: MOR READ: 0 LVISTOP LVIRST LVIPWR SSREC SEC STOP COPD READ: RESET: WRITE: EPMCR $FE07 EPMCPD ELAT EPGM