Programmable logic devices. CS 3402--Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.

Slides:



Advertisements
Similar presentations
Random-Access Memory (RAM)
Advertisements

Digital Design: Combinational Logic Blocks
Overview Programmable Implementation Technologies (section 6.8)
Programmable Logic PAL, PLA.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
Digital Logic Design Lecture 21. Announcements Homework 7 due on Thursday, 11/13 Recitation quiz on Monday on material from Lectures 21,22.
CPEN Digital System Design
Chapter 7 Memory and Programmable Logic
Parity. 2 Datasheets TTL:  CMOS: 
Memory and Programmable Logic
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

Chapter # 4: Programmable and Steering Logic Section 4.1
Multiplexers, Decoders, and Programmable Logic Devices
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
CENG 241 Digital Design 1 Lecture 12
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Read Only Memory (ROM) Number of words Size of word A block diagram of a ROM consisting of k inputs and n outputs is shown below. The inputs provide the.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 13 – Programmable.
Figure to-1 Multiplexer and Switch Analog
Programmable Logic Devices, Threshold Logic
Memory and Programmable Logic
Random-Access Memory (RAM)
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices Ku-Yaw Chang Assistant Professor, Department of Computer Science.
Logic and Computer Design Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS ( ) School of Computing, UNF.
CSET 4650 Field Programmable Logic Devices
Field-programmable logic devices FPLA circuits –Packaged PLA components with a fuse at every diode in both the AND and OR sections, that can be configured.
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
ROM & PLA Digital Logic And Computer Design
Programmable Logic Devices
CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
Chapter
ECE DIGITAL LOGIC DESIGN CHAPTER – VI PART 2 PLA AND MEMORY DEVICES
Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.
Princess Sumaya University
Programmable Logic Devices (PLDs)
EE207: Digital Systems I, Semester I 2003/2004
Chapter # 4: Programmable Logic
IC design options PLD (programmable logic device)
CSI-2111 Structure of Computers Ipage Combinational Circuits  Objectives : To recognize the principal types of combinational circuits  Adders.
Digital Logic Design Lecture # 13 University of Tehran.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Binary Parallel Adders
Chapter 7 Memory and Programmable Logic
1 Chap 6. Memory and Programmable Devices Memory & Programmable Logic Device Definitions Memory –a collection of cells capable of storing binary.
Programmable Logic Devices
Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.
1 Programmable Logic There are other ways to implement a logic function than to hook together discrete 74XX packages or create a custom Integrated Circuit.
CENG 241 Digital Design 1 Lecture 13
This chapter in the book includes: Objectives Study Guide
Memory and Programmable Logic
Logic and Computer Design Fundamentals
This chapter in the book includes: Objectives Study Guide
ECE 434 Advanced Digital System L03
CPE/EE 422/522 Advanced Logic Design L02
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
Programmable Logic Devices (PLDs)
ECE434a Advanced Digital Systems L02
Programmable Configurations
Chapter 7 Memory and Programmable Logic
Unit -06 PLDs.
Princess Sumaya University
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
Presentation transcript:

Programmable logic devices

CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs

CS Digital LogicProgrammable Logic Device3 A programmable logic device (PLD) is an integrated circuit with internal logic gates that are connected through electronic fuses. Programming the device involves the blowing of fuses along the paths that must be disconnected so as to obtain a particular configuration. The word programming refers to a hardware procedure that specifies the internal configuration device. The gates in a PLD are divided into an AND array and OR array that are connected together to provide an AND-OR sum of Product implementation. The initial state of a PLD has all the fuses intact.

CS Digital LogicProgrammable Logic Device4 PLDs There are three types of PLDs. They are differ in the placement of fuses in the AND- OR array as shown below.

CS Digital LogicProgrammable Logic Device5 Types of PLDs

CS Digital LogicProgrammable Logic Device6 PLDs The most flexible PLD is the programmable logic array (PLA), where both the AND and OR arrays can be programmed. The product terms in the AND array may be shared by any OR gate to provide the required sum of products implementation.

CS Digital LogicProgrammable Logic Device7 Programmable logic arrays (PLAs) A block diagram of the PLA shown below consists of n inputs, m outputs, k product terms, and m sum terms. The product terms constitute a group of k AND gates and the sum terms constitute a group of m OR gates.

CS Digital LogicProgrammable Logic Device8 PLAs A typical PLA has 16 inputs, 48 product terms, and 8 outputs. The number of programmed fuses is 2n  k + k  m. There two types of PLAs: 1)mask-programmable PLA -- custom-made PLA 2) field-programmable PLA (FPLA) -- programmed by a user

CS Digital LogicProgrammable Logic Device9 Internal Construction of a PLA.

CS Digital LogicProgrammable Logic Device10 Example F 1 = AB' + AC and F 2 = AC + BC ABCF1F1 F2F ProductInputsOutputs termABCF1F1 F2F2 110  1  21   11  1

CS Digital LogicProgrammable Logic Device11

CS Digital LogicProgrammable Logic Device12 Examples 1)Implement the following Boolean expressions: F 0 = A + B'C', F 1 = B'C' + AB, F 2 = AC' + AB, And F 3 = B'C + A 2)PLA implementation of a 2-bit multiplier. 3)Design a function generator of three inputs that implements the logic functionsAND, OR, NAND, NOR, XOR, and XNOR:

CS Digital LogicProgrammable Logic Device13 Programmable Arrays Logic (PALs) A programmable array logic (PAL) is a programmable logic device with a fixed OR array and a programmable AND array. The PAL is easier to program but not as flexible as the PLA. The typical PAL usually limits the number of inputs to an OR gate to 2, 4, 8, or 16. Examples: –BCD to Gray-code converter –Two-bit comparator

CS Digital LogicProgrammable Logic Device14 Read-Only Memories (ROMs) An read-only memory (ROM) is a device that includes both the decoder and the OR gates within a single IC package. The connections between the outputs of the decoder and the inputs of the OR gates can be specified for each particular configuration. The ROM is used to implement complex combinational circuits within one IC package or as permanent storage for binary information.

CS Digital LogicProgrammable Logic Device15 Read-Only Memories (ROMs) –ROMs come with special internal electronic fuses that can be programmed for a specific configuration. Once the pattern is established, it stays within the unit even when power is turned off and on again. –A ROM consists of n input lines and m outputs lines. –Each bit combination of the input variables is called an address. –Each bit combination that comes out of the output lines is called a word. –The number of bits per word is equal to number of output lines m.

CS Digital LogicProgrammable Logic Device16 Read-Only Memories (ROMs) –An address is essentially a binary number that denotes one of the minterms of n variables. –The number of distinct addresses possible with n input variables is 2 n. –An output word can be selected by a unique address, and since there are 2 n distinct addresses in a ROM, there are 2 n distinct words that are said to be stored in the unit. –A ROM is characterized by the number of words 2 n and the number of bits per word m.

CS Digital LogicProgrammable Logic Device17 ROMs

CS Digital LogicProgrammable Logic Device18 Example –A 32  8 ROM consist of 32 words of 8 bits each. This means there are eight output lines and that there are 32 distinct words stored in the unit. The particular word selected that is presently available on the output lines is determined from the five inputs lines. –A ROM is sometimes specified by the total number of bits it contains, which is 2 n  m. For example, a bit ROM may be organized as 512 words of 4 bits each. This means that the unit has four output lines and 9 input lines to specify 2 9 = 512 words. The total number of the bits stored in the unit is 512  4 = 2048.

CS Digital LogicProgrammable Logic Device19

CS Digital LogicProgrammable Logic Device20 Example Design a combinational circuit using a ROM. This circuit accepts a 3 bit number and generates an output binary number equal to the square of the input number. InputsOutputs A2A1A0B5B4B3B2B1B0Decimal

CS Digital LogicProgrammable Logic Device21 A2A1A0F3F2F1F

CS Digital LogicProgrammable Logic Device22 Example Design a one-bit full adder using ROM.

CS Digital LogicProgrammable Logic Device23 Types of ROMs Mask programming Programmable read-only memory (PROM) Erasable PROM (EPROM)

CS Digital LogicProgrammable Logic Device24 Exercises p , 5.2, 5.3