SLAAC / ECMA (Electronic CounterMeasures Analysis) Application of ACS

Slides:



Advertisements
Similar presentations
Interconnect Testing in Cluster Based FPGA Architectures Research by Ian G.Harris and Russel Tessier University of Massachusetts. Presented by Alpha Oumar.
Advertisements

FPGA (Field Programmable Gate Array)
Keith Bergevin Senior Design Engineer th St., Bldg 620 Sacramento, Calif Phone: (916) , Fax: (916)
Implementation Approaches with FPGAs Compile-time reconfiguration (CTR) CTR is a static implementation strategy where each application consists of one.
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
ECMA / SLAAC Status Provo, Utah 9/14/1999 Presented by Matthew French Systems Programmer, Information Sciences Institute GOVERNMENT ELECTRONIC SYSTEMS.
FPGAs for HIL and Engine Simulation
Introduction to digital signal processing T he development is a result of advances in digital computer technology and integrated circuit fabrication. Computers.
BHEL – Electronics Division, Bangalore
MotoHawk Training Model-Based Design of Embedded Systems.
Presented to: By: Date: Federal Aviation Administration Early Tests of Aircraft Tracking on NWRT PAR Working Group William Benner, Weather Processors Team.
Naval Electronics & Surveillance Systems AN/SPY-1D(V) ECMA Enhancement Based on Adaptive Computing Systems Technology Rick Pancoast Matt French 7 March.
Target Control Electronics Upgrade 08/01/2009 J. Leaver P. Smith.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
ECE Lecture 1 1 ECE 3561 Advanced Digital Design Department of Electrical and Computer Engineering The Ohio State University.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
DSP-FPGA Based Image Processing System Final Presentation Jessica Baxter  Sam Clanton Simon Fung-Kee-Fung Almaaz Karachi  Doug Keen Computer Integrated.
General FPGA Architecture Field Programmable Gate Array.
1 EVALUATING INTELLIGENT FLUID AUTOMATION SYSTEMS USING A FLUID NETWORK SIMULATION ENVIRONMENT Ron Esmao - Sr. Applications Engineer, Flowmaster USA.
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
Uniform Reconfigurable Processing Module for Design and Manufacturing Integration V. Kirischian, S. Zhelnokov, P.W. Chun, L. Kirischian and V. Geurkov.
1 Miodrag Bolic ARCHITECTURES FOR EFFICIENT IMPLEMENTATION OF PARTICLE FILTERS Department of Electrical and Computer Engineering Stony Brook University.
SLAAC Hardware Status Brian Schott Provo, UT September 1999.
Multi-Agent Testbed for Emerging Power Systems Mark Stanovich, Sanjeev Srivastava, David A. Cartes, Troy Bevis.
R&D In Navy Phased Array Radar Dr. Michael A. Pollock Office of Naval Research, ONR 312 Surface and Aerospace Surveillance National Symposium on Multi-function.
1 of 23 Fouts MAPLD 2005/C117 Synthesis of False Target Radar Images Using a Reconfigurable Computer Dr. Douglas J. Fouts LT Kendrick R. Macklin Daniel.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
Extreme Makeover for EDA Industry
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Fundamentals of Information Systems, Third Edition1 Systems Design Answers the question “How will the information system do what it must do to solve a.
Verification Plan & Levels of Verification
J. Christiansen, CERN - EP/MIC
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Trends in Embedded Computing The Ubiquitous Computing through Sensor Swarms.
“Politehnica” University of Timisoara Course No. 2: Static and Dynamic Configurable Systems (paper by Sanchez, Sipper, Haenni, Beuchat, Stauffer, Uribe)
SAR ATR Challenge Problem Update SLAAC Retreat March 1999 Brian K. Bray Sandia National Laboratories
COGNITIVE RADIO NETWORKING AND RENDEZVOUS Presented by Vinay chekuri.
HardWireTM FpgASIC The Superior ASIC Solution
MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.
Wireless Data Communication in Substations Mladen Kezunovic (P.I.) Costas N. Georghiades Alireza Shapoury PS ERC PSerc Review Meeting Texas A&M University.
Rinoy Pazhekattu. Introduction  Most IPs today are designed using component-based design  Each component is its own IP that can be switched out for.
Algorithm and Programming Considerations for Embedded Reconfigurable Computers Russell Duren, Associate Professor Engineering And Computer Science Baylor.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
SAR-ATR/FOA Compiler for ACS SLAAC Retreat, March ‘99 Brad L. Hutchings Configurable Computing Lab Brigham Young University.
Section 1  Quickly identify faulty components  Design new, efficient testing methodologies to offset the complexity of FPGA testing as compared to.
An Open Architecture for an Embedded Signal Processing Subsystem
Sandia National Labs SAR ATR Hour for the SLAAC Fall ‘99 Retreat Intro/Module Performance Goals: Brian Bray FOA: Scott Hemmert SLD: Steve Crago CDI: Mike.
USC GOVERNMENT ELECTRONIC SYSTEMS L O C K H E E D M A R T I N SLAAC / ECMA Demonstration DARPA Thursday 25 March 1999.
SLAAC Systems Level Applications of Adaptive Computing Delivering ACS Technology to Applications DARPA/ITO Adaptive Computing Systems PI Meeting San Juan,
SLAAC SLD Update Steve Crago USC/ISI September 14, 1999 DARPA.
EE694v-Verification-Lect7-1- Verification Plan & Levels of Verification The Verification Plan Yesterdays and today’s design environment Design specification.
DARPA Network Modeling & Simulation (NMS) Integration Presented to Dr. Sri Kumar (DARPA PM) By Georgia Tech, UCLA, and SSC SD 30 MAY 01.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
U.S. DOT Next Generation Project: A National Framework and Deployment Plan Summit for Large Cities Chicago, IL – May 21, 2009.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Programmable Logic Devices
SCE Energy Storage Perspective
ATLAS Pre-Production ROD Status SCT Version
FAULT TOLERANCE TECHNIQUE USED IN SEAWOLF SUBMARINE
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
Anne Pratoomtong ECE734, Spring2002
Matlab as a Development Environment for FPGA Design
Radar Processing with COTS Components
Instructor: Dr. Phillip Jones
2016 Maintenance Innovation Challenge
Xilinx Alliance Series
Presentation transcript:

SLAAC / ECMA (Electronic CounterMeasures Analysis) Application of ACS Lockheed Martin Government Electronic Systems and University of Southern California Information Sciences Institute SLAAC / ECMA (Electronic CounterMeasures Analysis) Application of ACS 6 - 8 April 1999 Prepared for DARPA-ITO ACS PI Meeting Rick Pancoast (609) 722-2354 rick.pancoast@lmco.com

USC SLAAC Affiliates DARPA DARPA Sandia UCLA ACS BYU Research Sonar Beamforming DARPA DARPA Ultra Wide- Band Coherent RF NUWC IR ATR NVL LANL Sandia ACS Research Community UCLA SAR/ ATR Sandia BYU Multi- dimensional Image Processing LANL USC ISI Component Developers Lockheed Martin GOVERNMENT ELECTRONIC SYSTEMS L O C K H E E D M A R T I N SLAAC Developers Electronic Counter- measures Challenge Problem Owners Applications 05/18/98 4

ACS - Electronic Countermeasures Analysis (ECMA) Background Shipboard ECMA Processor Upgrade Application Will Demonstrate a Different Application of ACS Technology ECMA Processor Utilizes Non-Linear Processing Functions Future Surface Combatants Must Respond to New TBMD Mission Adaptive Computing Provides the Ability to Respond to a New Threat That Must Be Addressed Provides for Real-Time Reconfiguration to the Current Threat Provides for Additional Fault Detection / Fault Isolation (FD/FI) Capability

ECMA Frame ECMA Frame Performs Electronic AEGIS CRUISER WITH AN/SPY-1 RADAR ECMA ECMA Frame Performs Electronic Counter-Measures Assessment for the AN/SPY-1 Radar on AEGIS Cruisers and Destroyers AN/SPY-1 GSA CABINET (4 BAY)

SLAAC- ECMA Program Goals DEMONSTRATE PROGRAMMABLE (COUNTER) COUNTERMEASURES FUNCTIONS IN ACS TECHNOLOGY DOCUMENT THE PROCESS DEMONSTRATE SUCCESSFUL SLAAC DEVELOPMENT METHODOLOGY 90% REDUCTION IN SIZE (95% OR BETTER GOAL) CORRESPONDING REDUCTION IN COST CAPABLE OF MISSION THREAT UPDATES ON A DAILY BASIS (PER DWELL UPDATE EVENTUALLY) DEVELOP A PLAN FOR NAVY TRANSITION

Legacy AN/SPY-1 Electronic Countermeasures Assessment (ECMA) Function - Provide Countermeasures Analysis and Jamming Analysis Processing Characteristics - Small Scale & Medium Scale Integrated Circuits (1970s) - Hard Wired Module Functions - Non-Linear Processing Functions - Aluminum Backplane - 6 Foot High 19” Equipment Rack Limitations - Fixed Configuration - Not Adaptable to Changing Threat - Difficult and Costly to Modify - Consumes Entire Frame (10% of DSP) - No Room for Growth AN/SPY-1 GSA CABINET (4 BAY)

Adaptive Computing-Based ECMA Signal Processor (SLAAC/ECMA) Function - Provide Functionality Identical to the Tactical ECMA Processor Characteristics - Utilize Modern High Density, High Speed COTS FPGAs - Module Functions Programmed via VHDL on COTS ACS Modules - Same (as Tactical) Processing Functions - Single COTS or Ruggedized VME Nest Advantages - Provides Real-Time Reconfiguration For the Current Threat - Provides Adaptability to Future Threats - COTS SLAAC Modules Provide Size Reduction (Approximately 90%) - Easy to Modify (VHDL Modifications) - Partially Populated VME Nest (<50%) - Room for Growth Desktop PC AMS Wildforce Board VME Nest CSPI 2641S Board SLAAC2 Board SLAAC COTS ECMA NEST (6U VME)

ACS - ECMA Technical Status Algorithm Mapping to ACS Technology Has Been Smooth 8 Existing ECMA Non-Linear Processing Functions Modeled 1 Enhanced (New Capability) Processing Function Modeled 5 ECMA Functions Have Been Board Tested (AMS Wildforce) Initial Mapping to AMS Wildforce Board in a PC Desktop Transition the VHDL Algorithms to a SLAAC2 / CSPI in VME Data Has Been Captured from a SPY-1 ECMA Frame 2 ECMA Functions Have Been Fully Implemented and Compared to an Actual SPY-1 Processor March Demonstration for DARPA-ITO at SLAAC Retreat 3Q99 Demo Planned With ECMA Functions in SLAAC2 Navy Interest in Demonstration With a SPY-1 Signal Processor Navy Funding Received to Implement Interface to SPY-1 & FD/FI Transition to Production Planning is Ongoing

SLAAC / ECMA Implementation ECMA Function 1: SPY ECMA Input Data SPY ECMA Output Data SLAAC ECMA Output Data ECMA Function 2: SPY ECMA Input Data SPY ECMA Output Data SLAAC ECMA Output Data

COTS ACS / SLAAC Modules Provide Significant Size & Cost Reduction Benefits of Adaptive Computing Technology for SPY ECMA Benefits - ACS FPGAs Provide for Higher Speed Operation . . . Enables Multiplexing - ACS FPGAs Provide Much Higher Gate Densities . . . More Functions per Board - ACS FPGAs Provide For Reconfiguration . . . Adaptability to the Changing Threat . . . Implementation of New Functions - ACS FPGAs Provide a Better Solution Than Programmable Processors (e.g PowerPC) and ASICs for Some Applications SPY ECMA Function 1 SPY ECMA Function 2 • ECMA Function 1 Utilizes 14% of 1 Wildforce FPGA (XC4062) and 2.8% of the Wildforce Board • ECMA Function 2 Utilizes 10% of 1 Wildforce FPGA (XC4062) and 2.0% of the Wildforce Board Annapolis Wildforce Board • ECMA Function 1 Utilizes 5.8% of 1 SLAAC2 FPGA (XC40150) and 0.97% of the SLAAC2 Board • ECMA Function 2 Utilizes 4.1% of 1 SLAAC2 FPGA (XC40150) and 0.68% of the SLAAC2 Board USC-ISI SLAAC2 Board COTS ACS / SLAAC Modules Provide Significant Size & Cost Reduction

SLAAC / ECMA Program Schedule 1998 1999 SEP OCT NOV DEC JAN FEB MAR APR MAY JUN JUL AUG Specify ECMA Algorithms Testbed Configuration & Assembly Demo. Scope & Definition Demo. Plan Algorithm Implementation Document Test Vector Simulation / Capture Document Verification & Test Document AMS -> SLAAC Conversion. DARPA Demo. (AMS / SLAAC I) DARPA Demo. (SLAAC II) Navy Demo. AEGIS Insertion Plan Final Report Real-Time Interface Definition (Navy TI) SLAAC/ECMA Scope Navy TI Scope

ACS Payoff for AEGIS Combat System Current Efforts - AEGIS SLAAC / ECMA ACS-Based ECMA Provides Significant Size, Weight, Cost Advantage ACS-Based ECMA Can be Easily Modified to Address New Threats ACS-Based ECMA Can be Reconfigured Real-Time (i.e. minutes) to Adapt to the Current Threat Future Areas of Payoff - Rapid Tactical Reconfiguration ACS Can Provide for Rapid Reconfiguration to Support Future AEGIS and Advanced Surface Combatant Requirements Real-Time Mission Level Adaptation (seconds) Radar Test Dwell HW Reconfiguration (10s of milliseconds) Radar Dwell-to-Dwell Reconfiguration (milliseconds) Reconfiguration Within a Dwell (<1 millisecond)

Next Generation SLAAC Board SLAAC / ECMA Roadmap 4Q 1998 1Q 1999 2Q 1999 3Q 1999 4Q 1999 1Q 2000 2Q 2000 3Q 2000 4Q 2000 1Q 2001 2Q 2001 TRANSITION TO AN/SPY-1 PRODUCTION DARPA / USC SLAAC SLAAC / ECMA NAVY ACS / ECMA NEXT GENERATION RADAR SYSTEMS FUTURE SURFACE COMBATANTS XP_LEFT XP_LEFT XP_XBAR X1 XP_RIGHT XP_XBAR X1 PMC BUS XP_RIGHT XP_LEFT XP_LEFT XP_XBAR X2 X2 XP_RIGHT XP_XBAR PCI BUS XP_RIGHT AMS Wildforce Board USC-ISI SLAAC1 Board USC-ISI SLAAC2 Board Next Generation SLAAC Board ACS-ECMA Potential : Backfit for Cruisers and Destroyers (84 Ships) Future Surface Combatants Next Generation Radar Systems