Prague, 16.11.2002 Marcel Trimpl, Bonn University DEPFET-Readout Concept for TESLA based on Current Mode Signal Processing Markus Schumacher on behalf.

Slides:



Advertisements
Similar presentations
January US LC Workshop SLAC – Chris Damerell 1 Strategies for pickup and noise suppression with different vertex detector technologies Chris Damerell.
Advertisements

Kailua-Kona, Marcel Trimpl, Bonn University Readout Concept for Future Pixel Detectors based on Current Mode Signal Processing Marcel Trimpl.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Readout ASIC Development VERITAS II Garching, 28 January 2014 Matteo Porro.
Development of an Active Pixel Sensor Vertex Detector H. Matis, F. Bieser, G. Rai, F. Retiere, S. Wurzel, H. Wieman, E. Yamamato, LBNL S. Kleinfelder,
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
CHARGE COUPLING TRUE CDS PIXEL PROCESSING True CDS CMOS pixel noise data 2.8 e- CMOS photon transfer.
R. H. Richter et al - VERTEX 2002 Kailua-Kona, DEPFET sensors for a LC vertex detector (1) »DEP(leted)F(ield)E(ffect)T(ransistor) operation.
ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan
Presentation at the PRC review, , DESY Status of DEPFET pixel detectors for ILC Peter Fischer for the DEPFET collaboration Bonn University:R.
Tobias Haas DESY 7 November 2006 A Pixel Telescope for Detector R&D for an ILC Introduction: EUDET Introduction: EUDET Pixel Telescope Pixel Telescope.
Study of FPCCD Vertex Detector 12 Jul. th ACFA WS Y. Sugimoto KEK.
Hamburg, Marcel Trimpl, Bonn University A DEPFET pixel-based Vertexdetector for TESLA 55. PRC -MeetingHamburg, Mai 2003 M. Trimpl University.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
DEPFET Electronics Ivan Peric, Mannheim University.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
2. Super KEKB Meeting, DEPFET Electronics DEPFET Readout and Control Electronics Ivan Peric, Peter Fischer, Christian Kreidl Heidelberg University.
ECFA ILC Workshop, November 2005, ViennaLadislav Andricek, MPI für Physik, HLL DEPFET Project Status - in Summary Technology development thinning technology.
07 October 2004 Hayet KEBBATI -1- Data Flow Reduction and Signal Sparsification in MAPS Hayet KEBBATI (GSI/IReS)
Vertex05, 8/11/05Jaap Velthuis, Bonn University DEPFET Status DEPFET Principle Readout modes Projects: –XEUS –WIMS –ILC ILC Testbeam results Summary &
Carlos Mariñas, IFIC, CSIC-UVEG DEPFET Technology for future colliders Carlos Mariñas IFIC-Valencia (Spain) 1 LCPS09, Ambleside.
Fully depleted MAPS: Pegasus and MIMOSA 33 Maciej Kachel, Wojciech Duliński PICSEL group, IPHC Strasbourg 1 For low energy X-ray applications.
The AGIPD Detector for the European XFEL Julian Becker (DESY), Roberto Dinapoli (PSI), Peter Goettlicher (DESY), Heinz Graafsma (DESY), Dominic Greiffenberg.
R. H. Richter - WHI Project Review Dec, 17th 2002 WHI - Project Review Halbleiterlabor (HLL) - Projects at HLL Overview (list of main projects)
LEPSI ir e s MIMOSA 13 Minimum Ionising particle Metal Oxyde Semi-conductor Active pixel sensor GSI Meeting, Darmstadt Sébastien HEINI 10/03/2005.
Recent developments on Monolithic Active Pixel Sensors (MAPS) for charged particle tracking. Outline The MAPS sensor (reminder) MIMOSA-22, a fast MAPS-sensor.
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
Fine Pixel CCD for ILC Vertex Detector ‘08 7/31 Y. Takubo (Tohoku U.) for ILC-FPCCD vertex group ILC vertex detector Fine Pixel CCD (FPCCD) Test-sample.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
Joel Goldstein, RAL 4th ECFA/DESY LC Workshop, 1/4/ Vertex Readout Joel Goldstein PPd, RAL 4 th ECFA/DESY LC Workshop DAQ Session 1 st April 2003.
LCWS08, Chicago, November 2008 Ladislav Andricek, MPI fuer Physik, HLL 1 DEPFET Active Pixel Sensors - Status and Plans - Ladislav Andricek for the DEPFET.
UK Activities on pixels. Adrian Bevan 1, Jamie Crooks 2, Andrew Lintern 2, Andy Nichols 2, Marcel Stanitzki 2, Renato Turchetta 2, Fergus Wilson 2. 1 Queen.
Fig. 1: Cross section of a circular DEPMOS- FET pixel cell. Charges collected in the “in- ternal gate’ modulate the transistor current. DEPMOSFET team,
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
Radiation hardness of Monolithic Active Pixel Sensors (MAPS)
L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.
FEE 2006, Perugia, Marcel Trimpl, University of Bonn VIth Workshop on Front End Electronics Perugia, Mai 2006 M.Trimpl DEPFET – collaboration:
SuperKEKB 3nd open meeting July 7-9, 2009 Hans-Günther Moser MPI für Physik Sensor and ASIC R&D Sensor Prototype Production: running, ASICs: Switcher,
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Aurore Savoy-Navarro 1), Albert Comerma 2), E. Deumens 3), Thanh Hung Pham 1), Rachid Sefri 1) 1) LPNHE-Université Pierre et Marie Curie/IN2P3-CNRS, Fr.
Design and Technology of DEPFET Active Pixel Sensors for Future e+e- Linear Collider Experiments G. Lutz a, L. Andricek a, P. Fischer b, K. Heinzinger.
Position Sensitive Detector Conference, September 2005, LiverpoolGerhard Lutz 1 (Semiconductor) Pixel Detectors for charged particles (and other applications)
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
TIMEPIX2 FE STUDIES X. Llopart. Summary of work done During summer I have been looking at a possible front end for Timepix2 The baseline schematic is.
Highlights from the VTX session Marc Winter & Massimo Caccia R&D reports: – DEPFET (M. Trimpl) – CCD (S. Hillert) – UK-CMOS (J.Velthuis) – Continental-CMOS.
Simulation of a DEPFET Pixel Detector IMPRS Young Scientist Workshop July, 26 – 30, 2010 Christian Koffmane 1,2 1 Max-Planck-Institut für Physik, München.
H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.
TILC08, Sendai, March DEPFET Active Pixel Sensors for the ILC Marcel Vos for the DEPFET Collaboration (
Clear Performance and Demonstration of a novel Clear Concept for DEPFET Active Pixel Sensors Stefan Rummel Max-Planck-Institut für Physik – Halbleiterlabor.
1 Run on 25. October. 2 Full-size DCD Price: at least 32 k€ Return: April 201  Less test possibilities Full-size chip Wire-bondable DCD Price: 6.75 k€
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
Ivan Perić University of Heidelberg Germany
A 12-bit low-power ADC for SKIROC
A General Purpose Charge Readout Chip for TPC Applications
LHC1 & COOP September 1995 Report
Jan Soldat, Heidelberg University for the DSSC ASIC design groups
Readout electronics for aMini-matrix DEPFET detectors
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
First Testbeam results
HV-MAPS Designs and Results I
Lars Reuen, 7th Conference on Position Sensitive Devices, Liverpool
Status of n-XYTER read-out chain at GSI
Yasuhiro Sugimoto KEK 17 R&D status of FPCCD VTX Yasuhiro Sugimoto KEK 17
Signal processing for High Granularity Calorimeter
R&D of CMOS pixel Shandong University
Preliminary design of the behavior level model of the chip
Front-end Digitization for fast Imagers.
Phase Frequency Detector &
Presentation transcript:

Prague, Marcel Trimpl, Bonn University DEPFET-Readout Concept for TESLA based on Current Mode Signal Processing Markus Schumacher on behalf of Marcel Trimpl Bonn University ECFA/DESY - WorkshopPrague, November 2002 Bonn University / MPI Munich (HLL) L.Andricek, G.Lutz, P.Lechner, R.H.Richter, L.Strüder, J.Treis, P.Fischer, I.Peric, M.Schumacher, M.Trimpl, J.Ulrici, N.Wermes

Prague, Marcel Trimpl, Bonn University DEPFET-Performance single-pixel spectra: ENC = 4.8 +/- 0.1 e K low power consumption (< 1W for whole TESLA vtx-sensor) (row-wise operation) spatial resolution: ~ 9µm (with 50x50 µm 2 pixel) ~ 3.2 mm Matrix-picture with 55 Fe: [J.Ulrici, Bonn]  fast and low noise readout needed !! excellent energy resolution (low noise needed for thinned detector) thinnable (50µm proposed for TESLA) small pixelsize possible (25x25µm 2 ) good spatial resolution (charge sharing)

Prague, Marcel Trimpl, Bonn University Overview: Vertexdetector LayerModulsizeModuls I13 x 100 mm1 x 8 II22 x 125 mm2 x 8 III22 x 125 mm2 x 12 IV22 x 125 mm2 x 16 V22 x 125 mm2 x 20 Total  500 MPixel (with 25x25 µm pixels) (read out in 40 µs) Options: CCD MAPS HAPS DEPFET

Prague, Marcel Trimpl, Bonn University Proposed concept for TESLA thin detector-area down to 50µm frame for mechanical stability carries readout- and steering-chips first thinned samples: [L.Andricek, MPI Munich] matrix is read out row-wise

Prague, Marcel Trimpl, Bonn University continue with next row... Collected charge in internal gate ~ (Difference of both currents) Reset one row and measure pedestal currents Select one row via external Gates and measure Pedestal + Signal current Matrixoperation Readout-scheme:Matrix-scheme: Advantages of readout: pedestals need not to be stored 1/f noise is reduced (CDS) But: complete reset (clear) needed

Prague, Marcel Trimpl, Bonn University Readout Architecture V1.0  Regulated Cascode keeps drain potential constant  (Signal+Pedestal) are stored in fast current memory cell (20ns, inverting)  Pedestal-Current after Reset is subtracted automatically  Hit-Identification with fast current comparator  Hit-Information + analog value are stored in mixed-signal FIFO  FIFO is emptied row by row Fast digital scanner identifies hits in a row (up to 2 hits per cycle) and multiplexes the corresponding analog currents to the outputs (no external trigger) DEPFET provides current + fast readout needed  current readout

Prague, Marcel Trimpl, Bonn University First prototype-chip TSMC 0.25 µm process with radiation-tolerant layout contains all basic parts of proposed design (various memory-cells, fast hit-finder, current comparator structures) 1.5mm 4 mm

Prague, Marcel Trimpl, Bonn University Testsetup for Memory Cells Memory Cell steering U2I I2U U2I ADC input I2U

Prague, Marcel Trimpl, Bonn University Linearity of current-memory-cell 0.1% accurancy 25MHz !! dynamic range depends on bias-current of memory cell (range vs. power) (10µA for DEPFET-readout needed) 2 memory cells with regulated cascode input (like in readout architecture )

Prague, Marcel Trimpl, Bonn University noise performance low noise expected (< 30 electrons) difficult to measure with simple testsetup → cascade of sampling stages on chip corresponds to calculation !!

Prague, Marcel Trimpl, Bonn University Summary of performance analog part (memory cell): speed: 25MHz accurancy : 0.1 % noise : < 30 electrons digital part: fast hit-finder and current-comparator-block work with desired speed (50MHz)

Prague, Marcel Trimpl, Bonn University next step.... full 128 channel readout-chip working with DEPFET-Matrix at 50MHz Internal ADC optional Timing at TESLA :  1ms Trainbunch  200ms Trainpause Hits are stored in RAM during train and read out in pause TESLA prototype-system:

Prague, Marcel Trimpl, Bonn University Summary / Outlook Fast current mode readout for DEPFET-Pixel presented First prototype-chip shows encouraging results (25MHz, 0.1% accurancy, < 30 e - noise) Speed has to be improved : 50MHz possible with next generation TESLA-prototype-system with DEPFET-Matrix expected within 2003