Stan Durkin EMU Meeting, Purdue Univ. Oct. 6, 2006 1 VCC Hardware Production Status Firmware compile issues delayed testing and burn-in. Last 15 boards.

Slides:



Advertisements
Similar presentations
Yokogawa Network Solutions Presents:
Advertisements

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
* Requisition Processing Common Problems * Budget Checking Errors * Run Controls * Process Scheduler Request & Process Monitor * Questions.
Complete CompTIA A+ Guide to PCs, 6e Chapter 5: Logical Troubleshooting © 2014 Pearson IT Certification
Basic Input Output System
Operating System Customization
Error Management with Design Contracts Karlstad University Computer Science Error Management with Design Contracts Eivind J. Nordby, Martin Blom, Anna.
PC To GT Program Load Shachar Rosenberg Alex Normatov Technion - Digital Lab.
1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Introduction/Overview AFE-IIt firmware development VLSB firmware development Hardware progress.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
TDR2 FM board tests D. Haas Test Setup Test Procedure Functional tests Results Test Schedule.
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Mid-Semester Presentation Spring 2005 Network Sniffer.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Maintaining and Updating Windows Server 2008
Senior Design – Acceptance Test Plan Review The goal is to: define the criteria for approving the application. Tightly coupled to the Requirements document.
Issues on Software Testing for Safety-Critical Real-Time Automation Systems Shahdat Hossain Troy Mockenhaupt.
Part 1 Using the ARM board And start working with C Tutorial 5 and 6
PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.
Digital Logic and State Machine Design Installing Xilinx WebPACK 12.4 CS 2204 Digital Hardware.
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
PPIB and ODMB Status Report Rice University April 19, 2013.
LHC Beam Dump System Technical Audit Trigger Synchronisation Unit.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Hands-On Microsoft Windows Server 2003 Administration Chapter 2 Managing Windows Server 2003 Hardware and Software.
1999 Cabletron Systems. Wireless Networking RoamAbout RoamAbout Installation Installation/Configuration of: Network adapter card on a: Windows 95 system.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Jump Starting ITS Deployment in Los Angeles County using Wireless Communications Lessons Learned.
Specview 32 Release 2.5 Enhancements
Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev AGATA PROJECT PREPROCESSING MEZZANINE SLOW CONTROL GUI FOR THE SEGMENT AND THE CORE.
Status of NA62 straw electronics and services Peter LICHARD, Johan Morant, Vito PALLADINO.
Gregory PawloskiAugust 22, 2002 MPC Testing Progress.
The MINER A Operations Report All Experimenters Meeting Howard Budd, University of Rochester Aug 5, 2013.
FLOOR CANDY.
Local Trigger Unit (LTU) status T. Blažek, V. Černý, M. Kovaľ, R. Lietava Comenius University, Bratislava M. Krivda University of Birmingham 30/08/2012.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
14/6/2000 End Cap Muon Trigger Review at CERN 1 Muon Track Trigger Processing on Slave and Hi-pT Boards C.Fukunaga/Tokyo Metropolitan University TGC electronics.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
NS Training Hardware. Print Engine Controller NS9775.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
NA62 straw tracker readout status Georgios Konstantinou
Status of the STT Motherboard Testing Evgeny Popkov Boston University 5 Jan
Principles of Computer Security: CompTIA Security + ® and Beyond, Third Edition © 2012 Principles of Computer Security: CompTIA Security+ ® and Beyond,
US Status of GbE Peripheral Crate Controller Ben Bylsma EMU meeting Fermilab, October 21, 2005 Section 1: Hardware Section 2: Firmware Development.
SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.
CERN IT Department t LHCb Software Distribution Roberto Santinelli CERN IT/GS.
Monday December DESY1 GDCC news Franck GASTALDI.
R. Fantechi. Shutdown work Refurbishment of transceiver power supplies Power supplies dismounted Shipped to Orsay this week Refurbishment work to start.
Compaq Availability Manager Installation, Configuration, Setup and Usage Barry Kierstein.
2007 TAX YEARERO TRAINING - MODULE 61 ERO (Transmitter) Training Module 6 Federal and State Installation and Updates.
Nov 1, 2002D0 DB Taking Stock1 Trigger Database Status and Plans Elizabeth Gallas – FNAL CD (with recent help from Jeremy Simmons, John Weigand, and Adam.
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
HIE REX / ISOLDE New Instrumentation electronics - Main functionalities - S.Burger BI-PM
TDAQ Experience in the BNL Liquid Argon Calorimeter Test Facility Denis Oliveira Damazio (BNL), George Redlinger (BNL).
Recen progress R93088 李清新. Recent status – about hardware design Finishing the EPXA10 JPEG2000 project. Due to the DPRAM problem can’t be solved by me,
R. Fantechi. Shutdown work Refurbishment of transceiver power supplies Work almost finished in Orsay Small crisis 20 days ago due to late delivery of.
1 DATE-based DAQ Hideyuki Sakamoto CM22, RAL 19/10/08.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
DAQ ELECTRONICS 18 March 2015MEG Collaboration Meeting, Tokyo Stefan Ritt.
Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.
Proctor Caching and System Check September 4, 2014 Becky Hoeft Conference Number: (877) Conference Pin:
Proctor Caching Overview. 2 Proctor Caching Diagram.
Demo system of Belle2link Sun Dehui, Zhao Jingzhou,Liu zhen’an Trigger Lab IHEP.
Introduction to Static Timing Analysis:
University of California Los Angeles
Complete CompTIA A+ Guide to PCs, 6e
Status of GbE Peripheral Crate Controller
2 Ball-Grid Array FPGA’s
VCC Hardware Production Status
Presentation transcript:

Stan Durkin EMU Meeting, Purdue Univ. Oct. 6, VCC Hardware Production Status Firmware compile issues delayed testing and burn-in. Last 15 boards passed pre-burn-in testing Post burn-in testing in progress. Location CERNOSURICEFloridaTotal DispositionDisposition In Per. Crate?--- ? Test Setups?2114+ Waiting for BGA Replacement Post Burn-in Testing Ready to Ship Production VCC Locations and Dispositions

Stan Durkin EMU Meeting, Purdue Univ. Oct. 6, VME Crate Controller Issues User reported firmware issues are resolved by combination of:  Replacing 1.5V power inductor with short (Vcore tolerance issue).  Installing service pack 2 and recompiling with ISE 8.202i.  Saving correct user configuration settings for power up in Flash mem.  Resolving driver conflicts with multiple NICs. However new issues have come up in new compiles (with no logic changes)  DCM’s failing to lock or loosing lock before power-on startup finishes.  Internal FPGA timing issues with a few (not all) boards even though the compile passed all timing constraints (like missing data or double data on some VME reads).

Stan Durkin EMU Meeting, Purdue Univ. Oct. 6, VCC: Addressing the Issues VCC: Addressing the Issues DCM issues have been addressed by reconfiguring the clocks and modifying the startup procedure. Timing issues have been addressed by slowing down the clock.  Main clock is 16ns.  VME interface front-end clock is 4ns.  Changed the 4ns clock to 8ns. Changing the clock affects VME timing parameters  Implementation of VME rules was based on a 4ns clock.  Rules that are based on minimum times will be OK (just lengthed response times).  Other rules (such as “release within …”) potentially could be violated with the 8ns clock.  The exact implementation details need to be checked and/or adjusted.

Stan Durkin EMU Meeting, Purdue Univ. Oct. 6, VCC: Latest Revision VCC: Latest Revision Revision 3.69:  Uses 8ns VME interface clock.  More robust DCM monitoring and startup.  Known problems in previous revision are not present in  Available for downloading on the controller web page   Not extensively tested yet, but very promising.

Stan Durkin EMU Meeting, Purdue Univ. Oct. 6, Hardware Modifications Needed.  Replace inductor for 1.5V regulator with short.  Add 10 uF Tant. bypass caps for oscillators (these were omitted during original board assembly). Firmware Development Work.  Investigate consequences of 8ns clock on VME rules.  Adapt the implementation to 8ns clock.  Test and verify proper timing.  Distribute a reliable firmware revision.  Proceed with firmware development.  Packet acknowledgements.  Ethernet firmware downloading. VCC: Outlook VCC: Outlook