©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

Course: Analog Circuit Design Time schedule: Tu We Th Office hours: Tu Exams: Feb. (2), Jun.-Jul. (2), Sep.
CMOS Fabrication EMT 251.
Lecture 0: Introduction
(5.1) Integrated Circuit Processing  Pulling ingots  Wafers  Patterning  Fabrication cycle  Testing  Packaging  CAD design of ICs  Future issues.
CMOS Process at a Glance
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
VLSI Digital Systems Design
Introduction to CMOS VLSI Design Lecture 0: Introduction
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
CMOS Technology: How are chips fabricated?
Elettronica D. AA Digital Integrated Circuits© Prentice Hall 1995 Manufacturing Process CMOS Manufacturing Process.
The Physical Structure (NMOS)
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
1 Lecture 5: IC Fabrication The Transistor Revolution First transistor Bell Labs, 1948 © Rabaey: Digital Integrated Circuits 2nd.
Paulo MoreiraTechnology1 Outline Introduction – “Is there a limit ?” Transistors – “CMOS building blocks” Parasitics I – “The [un]desirables” Parasitics.
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
Device Fabrication Example
Introduction Integrated circuits: many transistors on one chip.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Manufacturing Process
Solid State Electronics
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Outline Introduction CMOS devices CMOS technology
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
IC Process Integration
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Chapter 2 Manufacturing Process March 7, 2003.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Lecture 24a, Slide 1EECS40, Fall 2004Prof. White Lecture #24a OUTLINE Device isolation methods Electrical contacts to Si Mask layout conventions Process.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
CMOS VLSI Design Introduction
CMOS VLSI Fabrication.
CMOS FABRICATION.
Course: Analog Circuit Design Time schedule: Mo We Th Office hours: We Exams: Feb. (2), Jun.-Jul. (2), Sep.
Side ViewTop View Beginning from a silicon wafer.
2007/11/20 Paul C.-P. Chao Optoelectronic System and Control Lab., EE, NCTU P1 Copyright 2015 by Paul Chao, NCTU VLSI Lecture 0: Introduction Paul C.–P.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Farooq Ahmad Shah Manufacturing of Microprocessor.
Patterning - Photolithography
CMOS Fabrication EMT 251.
CMOS VLSI Design Lecture 2: Fabrication & Layout
1. Introduction. Diseño de Circuitos Digitales para Comunicaciones Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration.
IC Manufactured Done by: Engineer Ahmad Haitham.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Manufacturing Process I
Chapter 1 & Chapter 3.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Digital Integrated Circuits A Design Perspective
Silicon Wafer cm (5’’- 8’’) mm
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Manufacturing Process I
Manufacturing Process I
CSE 87 Fall 2007 Chips and Chip Making
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.

Roadmap Topic: –Integrated circuit chips This lecture –IC Chips, Chip making ingredients and steps. Reference –“How chips are made” – Intel –“Microelectronics 101” – IBM ©2008 R. Gupta, UCSD Keywords:

The Chip: A Packaged Part Quad Flat Pack (QFP) Ball Grid Array (BGA)

The Die Under a Microscope Intel 4004 (‘71) Intel 8080 Intel 8085 Intel 8286 Intel 8486

A Gate Layout Defines a set of “masking layers” for printing purposes.

The Ingredients Silicon Wafers cut from an ingot of pure silicon. Chemicals and gases are used throughout the chip- making process. Metals, such as aluminum and copper, are used to conduct the electricity throughout the microprocessor. Gold is also used to connect the actual chip to its package. Ultraviolet (UV) Light has very short wavelengths and is just beyond the violet end of the visible spectrum. Masks used in the chip-making process are like stencils. When used with UV light, masks create the various circuit patterns on each layer of the chip. [Courtesy Intel. Adapted from

Building Chip Start with a disk of silicon called wafer 75 mm to 300 mm in diameter, < 1 mm thick cut from ingots of single-crystal silicon pulled from a crucible of pure molten polycrystalline silicon using a seed crystal Different processing steps and techniques Introduce dopants Oxidation Masking Polysilicon

Introduce Dopants Pure silicon is a semiconductor bulk electrical resistance in between that of a conductor and insulator Conductivity of silicon can be varied several orders of magnitude by introducing impurity atoms called dopants acceptors: accept electrons to leave holes in silicon lead to p-type silicon (e.g. Boron) donors: provide electrons to silicon lead to n-type silicon (e.g. Arsenic, Phosphorous)

Introduce Dopants (2) Deposition through diffusion –evaporating dopant material into the silicon surface –thermal cycle: impurities diffuse deeper into material Ion Implantation –silicon surface subjected to highly energized donor or acceptor atoms atoms impinge silicon surface, and drive below it to form regions of varying concentrations Ion Implantation

Oxidation Method 1: Heating silicon wafers in an oxidizing atmosphere (O 2 or H 2 O) Consumes Si Grows equally in both vertical directions Method 2: Deposition Deposited on top of existing layers

Masking Masks act as barrier against e.g. ion implantation dopant deposition before diffusion (dopants do not reach surface) oxidation (O 2 or H 2 O does not reach surface) Commonly used mask materials photoresist polysilicon silicon dioxide (SiO2) silicon nitride (SiN)

Example: oxide mask a.bare silicon wafer b.oxidize wafer c.deposit layer of photoresist d.expose the photoresist selectively to UV light The drawn mask pattern determines which part is exposed Resist polymerizes where exposed

e.unexposed resist is removed with solvent: negative resist (positive resist: exposed resist is removed) f.exposed oxide is etched g.photoresist is washed off h.the oxide can now be used as a masking layer for ion implantation

The Printing Challenge n UV lithography: line width limited by diffraction and alignment tolerances, but tricks are used n Electron beam lithography has emerged: directly from digital data, but more costly and slow

Polysilicon Silicon also comes in a polycrystalline form called polysilicon, or just poly high resistance normally doped at the same time as source/drain regions Used as an interconnect in silicon ICs gate electrode in MOS transistors most important: acts as a mask to allow precise definition of source and drain extension under gate minimum gate to source/drain overlap improves circuit performance (why?) called self-aligned process

The Design Process

Packaging Single die Wafer From