USC GOVERNMENT ELECTRONIC SYSTEMS L O C K H E E D M A R T I N SLAAC / ECMA Demonstration DARPA Thursday 25 March 1999.

Slides:



Advertisements
Similar presentations
FPGA (Field Programmable Gate Array)
Advertisements

EECE **** Embedded System Design
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
ECMA / SLAAC Status Provo, Utah 9/14/1999 Presented by Matthew French Systems Programmer, Information Sciences Institute GOVERNMENT ELECTRONIC SYSTEMS.
Introduction to digital signal processing T he development is a result of advances in digital computer technology and integrated circuit fabrication. Computers.
BHEL – Electronics Division, Bangalore
MotoHawk Training Model-Based Design of Embedded Systems.
Presented to: By: Date: Federal Aviation Administration Early Tests of Aircraft Tracking on NWRT PAR Working Group William Benner, Weather Processors Team.
Naval Electronics & Surveillance Systems AN/SPY-1D(V) ECMA Enhancement Based on Adaptive Computing Systems Technology Rick Pancoast Matt French 7 March.
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Target Control Electronics Upgrade 08/01/2009 J. Leaver P. Smith.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
DSP-FPGA Based Image Processing System Final Presentation Jessica Baxter  Sam Clanton Simon Fung-Kee-Fung Almaaz Karachi  Doug Keen Computer Integrated.
General FPGA Architecture Field Programmable Gate Array.
Bringing your technology to life…
Viking Pump Flow Manager - Phase 2 Senior Design May
 Chasis / System cabinet  A plastic enclosure that contains most of the components of a computer (usually excluding the display, keyboard and mouse)
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
1 Miodrag Bolic ARCHITECTURES FOR EFFICIENT IMPLEMENTATION OF PARTICLE FILTERS Department of Electrical and Computer Engineering Stony Brook University.
 Fiber optic network in ring topology  Custom software implementing a Time Division Multiplexing (TDM) scheme  Documentation summarizing conclusions.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
SLAAC Hardware Status Brian Schott Provo, UT September 1999.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
1 of 23 Fouts MAPLD 2005/C117 Synthesis of False Target Radar Images Using a Reconfigurable Computer Dr. Douglas J. Fouts LT Kendrick R. Macklin Daniel.
NIMIA October 2001, Crema, Italy - Vincenzo Piuri, University of Milan, Italy NEURAL NETWORKS FOR SENSORS AND MEASUREMENT SYSTEMS Part II Vincenzo.
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
J. Christiansen, CERN - EP/MIC
VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.
Trends in Embedded Computing The Ubiquitous Computing through Sensor Swarms.
“Politehnica” University of Timisoara Course No. 2: Static and Dynamic Configurable Systems (paper by Sanchez, Sipper, Haenni, Beuchat, Stauffer, Uribe)
The System and Software Development Process Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
SAR ATR Challenge Problem Update SLAAC Retreat March 1999 Brian K. Bray Sandia National Laboratories
Wireless Data Communication in Substations Mladen Kezunovic (P.I.) Costas N. Georghiades Alireza Shapoury PS ERC PSerc Review Meeting Texas A&M University.
Network Enabled Wearable Sensors The Combined Research Curriculum Development (CRCD) project works with the Virtual Reality Applications Center (VRAC)
Rinoy Pazhekattu. Introduction  Most IPs today are designed using component-based design  Each component is its own IP that can be switched out for.
Algorithm and Programming Considerations for Embedded Reconfigurable Computers Russell Duren, Associate Professor Engineering And Computer Science Baylor.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Cmpe 589 Spring 2006 Lecture 2. Software Engineering Definition –A strategy for producing high quality software.
SAR-ATR/FOA Compiler for ACS SLAAC Retreat, March ‘99 Brad L. Hutchings Configurable Computing Lab Brigham Young University.
An Open Architecture for an Embedded Signal Processing Subsystem
Sandia National Labs SAR ATR Hour for the SLAAC Fall ‘99 Retreat Intro/Module Performance Goals: Brian Bray FOA: Scott Hemmert SLD: Steve Crago CDI: Mike.
SLAAC Systems Level Applications of Adaptive Computing Delivering ACS Technology to Applications DARPA/ITO Adaptive Computing Systems PI Meeting San Juan,
SLAAC / ECMA (Electronic CounterMeasures Analysis) Application of ACS
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
16 February 2011Ian Brawn1 The High Speed Demonstrator and Slice Demonstrator Programme The Proposed High-Speed Demonstrator –Overview –Design Methodology.
WP5 – Wirespeed Photonic Firewall Validation Start M27, finish M41(tbc) CIP now lead Description of Work –Establish test bed suitable to validated the.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Programmable Logic Devices
ATLAS Pre-Production ROD Status SCT Version
A Flexible Open Source Electronics System for Radiotracer Imaging
ECE354 Embedded Systems Introduction C Andras Moritz.
Introduction to Programmable Logic
Architecture & Organization 1
Programmable Logic Controllers (PLCs) An Overview.
Anne Pratoomtong ECE734, Spring2002
Architecture & Organization 1
Matlab as a Development Environment for FPGA Design
Radar Processing with COTS Components
Instructor: Dr. Phillip Jones
Digital Designs – What does it take
Enhanced State Estimation by Advanced Substation Monitoring
Presentation transcript:

USC GOVERNMENT ELECTRONIC SYSTEMS L O C K H E E D M A R T I N SLAAC / ECMA Demonstration DARPA Thursday 25 March 1999

05/18/98 ACS Research Community BYU Sandia UCLA ISI SandiaSAR/ ATR NVL IR ATR NUWC Sonar Beamforming LANL Ultra Wide- Band Coherent RF LANL Multi- dimensional Image Processing Lockheed Martin Applications Challenge Problem Owners SLAAC Developers Electronic Counter- measures Component Developers USC GOVERNMENT ELECTRONIC SYSTEMS L O C K H E E D M A R T I N DARPA SLAAC Affiliates

SLAAC / ECMA GOALS : Demonstrate That Nonlinear ECMA Functions can be Efficiently Implemented in an Adaptive Computing Environment Demonstrate that SLAAC / ECMA Can Reconfigure to Adapt to a Changing Threat Demonstrate that New Capability Can be Easily Added to a SLAAC / ECMA Configuration Provide a Transition Path for SLAAC / ECMA to be Implemented in a Real- Time Tactical System SLAAC / ECMA GOALS : Demonstrate That Nonlinear ECMA Functions can be Efficiently Implemented in an Adaptive Computing Environment Demonstrate that SLAAC / ECMA Can Reconfigure to Adapt to a Changing Threat Demonstrate that New Capability Can be Easily Added to a SLAAC / ECMA Configuration Provide a Transition Path for SLAAC / ECMA to be Implemented in a Real- Time Tactical System CHALLENGE PROBLEM : Existing Tactical Electronic Counter-Measures Equipment is Not Adaptable to a Changing Threat and Does Not Readily Support Real-Time Reconfiguration or Long Term Modification CHALLENGE PROBLEM : Existing Tactical Electronic Counter-Measures Equipment is Not Adaptable to a Changing Threat and Does Not Readily Support Real-Time Reconfiguration or Long Term Modification SLAAC / ECMA TEAM : USC-ISI : Lockheed Martin GES : - SLAAC Reference Architecture - ECMA Algorithm Specification Definition - Signal Processing Data Capture - SLAAC Software Tools Expertise and Synthetic Data Generation - SLAAC Mapping Expertise - Signal Processing Analysis and Verification - Assist GES in Algorithm Modeling - Assist USC-ISI in Algorithm Mapping - SLAAC Tactical Hardware - Tactical Equipment Recommendations Configurations (SLAAC II) and Tactical Interface Identification SLAAC / ECMA TEAM : USC-ISI : Lockheed Martin GES : - SLAAC Reference Architecture - ECMA Algorithm Specification Definition - Signal Processing Data Capture - SLAAC Software Tools Expertise and Synthetic Data Generation - SLAAC Mapping Expertise - Signal Processing Analysis and Verification - Assist GES in Algorithm Modeling - Assist USC-ISI in Algorithm Mapping - SLAAC Tactical Hardware - Tactical Equipment Recommendations Configurations (SLAAC II) and Tactical Interface Identification

ECMA AN/SPY-1 GSA CABINET (4 BAY) AEGIS CRUISER WITH AN/SPY-1 RADAR ECMA Frame Performs Electronic Counter-Measures Assessment for the AN/SPY-1 Radar on AEGIS Cruisers and Destroyers ECMA Frame Performs Electronic Counter-Measures Assessment for the AN/SPY-1 Radar on AEGIS Cruisers and Destroyers ECMA Frame

Legacy AN/SPY-1 Electronic Countermeasures Assessment (ECMA) Function - Provide Countermeasures Analysis and Jamming Analysis Processing Characteristics - Small Scale & Medium Scale Integrated Circuits (1970s) - Hard Wired Module Functions - Non-Linear Processing Functions - Aluminum Backplane - 6 Foot High 19” Equipment Rack Limitations - Fixed Configuration - Not Adaptable to Changing Threat - Difficult and Costly to Modify - Consumes Entire Frame (10% of DSP) - No Room for Growth Function - Provide Countermeasures Analysis and Jamming Analysis Processing Characteristics - Small Scale & Medium Scale Integrated Circuits (1970s) - Hard Wired Module Functions - Non-Linear Processing Functions - Aluminum Backplane - 6 Foot High 19” Equipment Rack Limitations - Fixed Configuration - Not Adaptable to Changing Threat - Difficult and Costly to Modify - Consumes Entire Frame (10% of DSP) - No Room for Growth ECMA AN/SPY-1 GSA CABINET (4 BAY)

Adaptive Computing-Based ECMA Signal Processor (SLAAC/ECMA) Function - Provide Functionality Identical to the Tactical ECMA Processor Characteristics - Utilize Modern High Density, High Speed COTS FPGAs - Module Functions Programmed via VHDL on COTS ACS Modules - Same (as Tactical) Processing Functions - Single COTS or Ruggedized VME Nest Advantages - Provides Real-Time Reconfiguration For the Current Threat - Provides Adaptability to Future Threats - COTS SLAAC Modules Provide Size Reduction (Approximately 90%) - Easy to Modify (VHDL Modifications) - Partially Populated VME Nest (<50%) - Room for Growth Function - Provide Functionality Identical to the Tactical ECMA Processor Characteristics - Utilize Modern High Density, High Speed COTS FPGAs - Module Functions Programmed via VHDL on COTS ACS Modules - Same (as Tactical) Processing Functions - Single COTS or Ruggedized VME Nest Advantages - Provides Real-Time Reconfiguration For the Current Threat - Provides Adaptability to Future Threats - COTS SLAAC Modules Provide Size Reduction (Approximately 90%) - Easy to Modify (VHDL Modifications) - Partially Populated VME Nest (<50%) - Room for Growth SLAAC COTS ECMA NEST (6U VME) AMS Wildforce Board Desktop PC SLAAC II BoardCSPI 2641 Board VME Nest

ECMA Functions -Eight Existing and One Enhanced ECMA Functions Successfully Modelled -Board Tests for Five ECMA Functions Complete SLAAC Hardware - Initial VHDL Mapping to AMS Wildforce Board in PC Desktop -Transition VHDL Algorithms to SLAAC II / CSPI VME Nest -3Q99 Demo (Goal) of Above Algorithms on SLAAC II /CSPI VME Nest Early (March) Demonstration -AMS Wildforce in Desktop PC -Data Captured from SPY ECMA -Two SLAAC ECMA Functions compared to SPY ECMA ECMA Functions -Eight Existing and One Enhanced ECMA Functions Successfully Modelled -Board Tests for Five ECMA Functions Complete SLAAC Hardware - Initial VHDL Mapping to AMS Wildforce Board in PC Desktop -Transition VHDL Algorithms to SLAAC II / CSPI VME Nest -3Q99 Demo (Goal) of Above Algorithms on SLAAC II /CSPI VME Nest Early (March) Demonstration -AMS Wildforce in Desktop PC -Data Captured from SPY ECMA -Two SLAAC ECMA Functions compared to SPY ECMA ECMA Function 1: SPY ECMA Input Data SPY ECMA Output Data SLAAC ECMA Output Data SLAAC / ECMA Implementation

Benefits of Adaptive Computing Technology for SPY ECMA Benefits - ACS FPGAs Provide for Higher Speed Operation... Enables Multiplexing - ACS FPGAs Provide Much Higher Gate Densities... More Functions per Board - ACS FPGAs Provide For Reconfiguration... Adaptability to the Changing Threat... Implementation of New Functions - ACS FPGAs Provide a Better Solution Than Programmable Processors (e.g PowerPC) for Some Applications Benefits - ACS FPGAs Provide for Higher Speed Operation... Enables Multiplexing - ACS FPGAs Provide Much Higher Gate Densities... More Functions per Board - ACS FPGAs Provide For Reconfiguration... Adaptability to the Changing Threat... Implementation of New Functions - ACS FPGAs Provide a Better Solution Than Programmable Processors (e.g PowerPC) for Some Applications COTS ACS / SLAAC Modules Provide Significant Size & Cost Reduction USC-ISI SLAAC II Board SPY ECMA Function 1 Annapolis Wildforce Board ECMA Function 2 Utilizes 10% of 1 Wildforce FPGA (XC4062) and 2.0% of the Wildforce Board ECMA Function 2 Utilizes 10% of 1 Wildforce FPGA (XC4062) and 2.0% of the Wildforce Board ECMA Function 1 Utilizes 14% of 1 Wildforce FPGA (XC4062) and 2.8% of the Wildforce Board ECMA Function 1 Utilizes 14% of 1 Wildforce FPGA (XC4062) and 2.8% of the Wildforce Board ECMA Function 1 Utilizes 5.8% of 1 SLAAC II FPGA (XC40150) and 0.97% of the SLAAC II Board ECMA Function 1 Utilizes 5.8% of 1 SLAAC II FPGA (XC40150) and 0.97% of the SLAAC II Board ECMA Function 2 Utilizes 4.1% of 1 SLAAC II FPGA (XC40150) and 0.68% of the SLAAC II Board ECMA Function 2 Utilizes 4.1% of 1 SLAAC II FPGA (XC40150) and 0.68% of the SLAAC II Board SPY ECMA Function 2

SLAAC / ECMA Activities... Where Do We Go From Here? Ongoing Activities SLAAC / ECMA Pursuits - Pre-Demonstration at SLAAC - Development of Tactical SLAAC / Retreat (3/99) ECMA Architecture Design - SLAAC / ECMA Demonstrations - Demonstration of SLAAC / ECMA DARPA ITO Demo (3Q 1999) With a Tactical SPY-1 System Navy (PMS400) Demo (3Q 1999) - Navy (PMS400) Technical Instruction to Investigate Real-Time Interfaces Between SLAAC / ECMA and the AN/SPY-1 B/D or D(V) Tactical Signal Processor - Investigation of Enhanced ECMA Functions Ongoing Activities SLAAC / ECMA Pursuits - Pre-Demonstration at SLAAC - Development of Tactical SLAAC / Retreat (3/99) ECMA Architecture Design - SLAAC / ECMA Demonstrations - Demonstration of SLAAC / ECMA DARPA ITO Demo (3Q 1999) With a Tactical SPY-1 System Navy (PMS400) Demo (3Q 1999) - Navy (PMS400) Technical Instruction to Investigate Real-Time Interfaces Between SLAAC / ECMA and the AN/SPY-1 B/D or D(V) Tactical Signal Processor - Investigation of Enhanced ECMA Functions SEPOCTNOVDECJANFEBMARAPRMAYJUNJULAUG DARPA Demo. (AMS / SLAAC I) DARPA Demo. (SLAAC II) AEGIS Insertion Plan Algorithm Implementation SLAAC / ECMA Program Schedule Demo. Scope & Definition Testbed Configuration & Assembly Verification & Test Navy Demo. Specify ECMA Algorithms Real-Time Interface Definition (Navy TI) Demo. Plan SLAAC/ECMA ScopeNavy TI Scope Document Test Vector Simulation / CaptureDocument Final Report AMS -> SLAAC Conversion. - Implementation of a Transition to Production Program for Forward Fit and Backfit Tactical

NAVY ACS / ECMA SLAAC / ECMA Roadmap USC-ISI SLAAC1 BoardUSC-ISI SLAAC2 BoardAMS Wildforce Board 4Q 19981Q 19992Q 19993Q 19994Q 19991Q 20002Q 20003Q 20004Q 20001Q 20012Q 2001 DARPA / USC SLAAC SLAAC / ECMA Next Generation SLAAC Board X1 X2 XP_RIGHT XP_LEFT XP_XBAR PMC BUS PCI BUS X1 X2 XP_RIGHT XP_LEFT XP_XBAR TRANSITION TO AN/SPY-1 PRODUCTION TRANSITION TO AN/SPY-1 PRODUCTION NEXT GENERATION RADAR SYSTEMS NEXT GENERATION RADAR SYSTEMS ACS-ECMA Potential : Backfit for Cruisers and Destroyers (84 Ships) Future Surface Combatants Next Generation Radar Systems ACS-ECMA Potential : Backfit for Cruisers and Destroyers (84 Ships) Future Surface Combatants Next Generation Radar Systems FUTURE SURFACE COMBATANTS FUTURE SURFACE COMBATANTS