Twisted Pair Cable A.Nomerotski 12/12/02  Dense assembly (OD 5-7 mm) with u Twisted pairs : total 21; 44-pin 0.625 mm dual row Omnetics connector s differential.

Slides:



Advertisements
Similar presentations
Twisted Pair Cable Dense assembly (OD 5-7 mm) with –Twisted pairs : total 21; 44-pin mm dual row Omnetics connector differential signals single-ended.
Advertisements

Bagby L0 Workshop L0 Infrastructure  Mapping  Installations u Horseshoe Area s Adapter Card u Cathedral s Low Voltage Fuse Panel u Platform s.
NA62 GTK Cables & Patch Panels. TCC8_GTK1 TCC8_GTK2_GTK3.
04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.
CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Differential Signals EECS 713 Project by Jay Fuller :) What are they? When to use them Traces, connectors, terminations, etc.
ZTF Interconnecting Scheme Stephen Kaye
CMS ECAL End Cap EDR Meeting CERN 28 Nov. to 29 Nov 2000 A.B.Lodge - RAL 1 ECAL End Cap CMS ECAL End Cap Engineering Design Review. EDR meeting held 28.
SCANNER THOUGHTS AND DESIGNS NN Group Dmitriy Beznosko| Stony Brook.
18-Jan-021W. Karpinski System Test Design verification of petals and interconnect boards and control links without detectors a)mechanics b)electrical.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Dimensions of the PDM frame: 167mm x 167mm x 28.7mm.
HF Cabling Upgrade Options T. Shaw 30-OCT HF 2012 Upgrade Meeting 30-OCT-10 T. Shaw.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
Silicon Inner Layer Sensor PRR, 8 August G. Ginther Update on the D0 Run IIb Silicon Upgrade for the Inner Layer Sensor PRR 8 August 03 George Ginther.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
Lehman DOE Review, September 24-26, M. Demarteau Slide 1 Lehman DOE Review September 24-26, 2002 Marcel Demarteau Fermilab ‘ The DØ Run 2b Silicon.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
Oct 29, 2001 Ron Sidwell 1 Purple Card. Oct 29, 2001 Ron Sidwell 2 Purple Card Spec Two channels per printed circuit board Size ~20 sq. in. or best effort,
ITAR Restricted Data THEMIS Power Subsystem CDR Peer Review 6/14/04 Probe and Probe Carrier Harness Dave Manges (301)
LUCID services G Avoni - D. Caforio LUCID BOLOGNA meeting1 Main topics: HV scheme (additional connections in pocket) Temperature probes New.
Hybrid/Analog cable PRR 2/12/2004 Layer 0 hybrid A.Nomerotski Production Readiness Review Outline  History  Design  Prototypes  Results  Documentation.
Status and Improvements of TDCB project TDAQ working group meeting Andrea Burato (INFN Pisa) On behalf of TDCB working group.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Andrei Nomerotski, Fermilab Silicon Electronics & Readout Silicon Electronics & Readout Andrei Nomerotski, D0/Fermilab April , Temple Review Overview.
FE-I4 Test Setup Hardware Needs: Boards & Interfaces March 1 st 2010, Marlon Barbero.
25/9/2006Dmitri Tsybychev Stony Brook1 Vertex 2006 Perugia, Italy September 24-29, 2006 DØ Silicon Detector and Experience at Tevatron D. Tsybychev (Stony.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
Test Tube Activities at Ohio State (8/5/03) Two (very useful) sub-group meetings after last weekly meeting –Mechanics (Bill, Lu, Mark, Jim, Charlie, Klaus)
FGT Readout/DAQ Update, FGT electronics integration – reminder/update ethernet trig/clk DDL fiber Wiener MPOD controller ISEG 8 ch HV -4 kV.
A.Nomerotski,2/3/ Layer0 Status Andrei Nomerotski 2/3/2005 Outline  Introduction  Module Production  Assembly of Layer0  Electronics  System.
Director’s Review of RunIIb Dzero Upgrade Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage u High.
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
1 VELO integration INTEGRATION, december 05 OUTLOOK : - PARTS - 3D MODEL - LV & HV CABINETS INTEGRATION - LV CABLING - RPT CABLING.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
CLAS12 Drift Chamber Prototyping
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.
12/10/01 - Cecilia Gerber UIC Slide 1 Testing Card specifications l Will be used in the Run2b SASEQ-based test stands  needed. Build 75, two.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
1 H C A L HF Cable Plant Options HF Cable Plant Options December 22, 2010 T. Shaw.
Ron Sidwell 1 L0 Datapath Ron Sidwell, Noel Stanton, Russ Taylor The Kansas State University.
1 (Gerard Visser – STAR Integration Meeting 5/16/2008) STAR Forward GEM Tracker Readout/DAQ Integration G. Visser Indiana University Cyclotron Facility.
Estimated total mass of new Beam Pipe and IBL package Y. Gusakov 3/2/2010.
Dzero Collaboration Meeting, Sept. 14, M. DemarteauEric Flattum - Fermilab 1 Slide 1 Alice Bean Fermilab/University of Kansas for the D0 Run2b silicon.
1 PST Heater Panel Design The PST heater panels are internally redundant resistive circuits printed onto a Kapton sheet with an aluminum backing. They.
Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.
SVD Cables & Pipes Markus Friedl (HEPHY Vienna) B2GM, 24 July 2012.
News from PNPI Presented by N. Bondar for B. Bochin Cagliari 8/10/2015.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
Mauro Citterio - Mi meeting
SVD Electronics Constraints
Calorimeter Mu2e Development electronics Front-end Review
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
Christian Veelken last updated 11/09/06
T1 Electronic status Conclusions Electronics Cards:
HPS Motherboard Electronic Design
Some proposals on HV circuits realization for segmented straw detector
Controller Rework.
Overview of T1 detector T1 is composed by 2 arms
Duct numbering for EE- 09/06/2008 Wolfgang Funk - CERN CMS 1 06.B 07.B
RPC Electronics Overall system diagram Current status At detector
Presentation transcript:

Twisted Pair Cable A.Nomerotski 12/12/02  Dense assembly (OD 5-7 mm) with u Twisted pairs : total 21; 44-pin mm dual row Omnetics connector s differential signals s single-ended signals s Temperature, voltage sensing, spares s Common shield s Connectors can be purchased terminated with twisted pairs u Power and HV lines u Clock mini-coaxial cables  Round cross section – easy to route between Junction Cards and Adapter Cards

Junction Card  L0-1 : 3 hybrids  junction card L2-5 : 2 hybrids  junction card  50-pin AVX connectors,  Twisted pairs are soldered to JC, cards are extensions of cable bundles  Dimensions 97 (70) mm x 25 mm  Location : near present H-disks  Designed by Kansas State  Prototypes received in May 2002 Hybrid - Jumper Cable - Junction Card - Twisted Pair Cable – Adapter Card

Twisted Pair Cable Hybrid - Jumper Cable - Junction Card - Twisted Pair Cable – Adapter Card  Consists of u Power & HV lines : 6-pin Omnetics connector u Signal pairs : 44-pin Omnetics connector u Clock coaxes  Designed by Fermilab  All parts (connectors, pairs) received for prototype cables  Prototypes ready

Adapter Card  Adapter Card is active : u Two voltage regulators per hybrid: analog and digital voltages u Differential-to-Single-Ended 2.5- to-5 V translation for SVX4 Data u 5-to-2.5 V translation for SVX4 Controls u Routing of Clock and HV  Four rings of Adapter Cards at two ends of calorimeter  Designed by Kansas State  Several iterations on design  Prototypes ready Hybrid - Jumper Cable - Junction Card - Twisted Pair Cable – Adapter Card Top view of 4-channel Adapter Card

90 mm x 25 mm 2.5 m 1.Two minicoax cables, MMX connectors 2.6 AWG26 wires, Omnetics 0.050” 6-pin connector 3.21 twisted pairs AWG34 in common shielding, Omnetics 0.025” 44-pin connector channel Junction Card 4-channel Adapter Card

90 mm x 25 mm Channel 2 Channel 3 Channel 1 1.AWG26 HV field 2.AWG34 pair field 3.AWG26 LV field 4.Submini coax field 5.Common shielding field 6.Restrain field (same for channels 2 and 3) 5.

Twisted Pair Cable  Status u Received all parts in August s (Almost) same design for signal part as CDF u Have 3 assemblies s Fermilab : one channel (B.Jones) – used for full chain tests s KSU : one channel – used for full chain tests s BINP Novosibirsk : 3 channels – vendor qualification, will be used at 1% stand u Discussing with CDF next prototype of signal cable s 27 twisted pairs : enough for 4 doubles for single ended signals u How to proceed with cable assembly? s Options : solder signal cable at Junction Card or have a connector ? s Need EE or ET to help with design

Twisted Pair Cable  BINP Novosibirsk assembly s Admitted difficulties s Looks ok s Needs testing

CDF twisted pait cable  CDF designed TPC (Wayne State responsible)