Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz.

Slides:



Advertisements
Similar presentations
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Advertisements

RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Y. Karadzhov MICE Video Conference Thu April 9 Slide 1 Absolute Time Calibration Method General description of the TOF DAQ setup For the TOF Data Acquisition.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan
MICE CM26 March '10Jean-Sebastien GraulichSlide 1 Detector DAQ Issues o Achievements Since CM25 o DAQ System Upgrade o Luminosity Monitors o Sequels of.
Input/ Output By Mohit Sehgal. What is Input/Output of a Computer? Connection with Machine Every machine has I/O (Like a function) In computing, input/output,
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
UCN-nEDM DAQ DAQ and Slow Control L.Lee 1 July 3, 2013.
15th Dec, 2007DAE-SNP07 S.S.Upadhya1 Electronics and Data Acquisition system for prototype INO-ICAL detector A.Behere1, V.B.Chandratre1, S.D.Kalmani2,
Readout electronics for the MUV detectors R. Fantechi 28/3/2012.
Peter-Bernd Otte – Sep CB collaboration meeting, Edinburgh.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Uli Schäfer 1 JEM configurator progress FPGAs are RAM-based programmable logic devices Need to be loaded with a ‘configuration’ after power-up, so as to.
Yuri Velikzhanin NuTel TV meeting, June 13 (Friday), 2003 Status of electronics for NuTel prototype.
Status of Møller Polarimeter Peter-Bernd Otte September 23, th Collaboration Meeting, Mainz.
S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.
A2 collaboration meeting Feb 2011, Peter-Bernd Otte A2 Collaboration Meeting Feb 2011 – Peter-Bernd Otte Status New Trigger & Beam Polarimetry polarised.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Status of Moeller Polarimeter Peter Otte April 7, th Collaboration Meeting, Dubrovnik.
NA62 Trigger Algorithm Trigger and DAQ meeting, 8th September 2011 Cristiano Santoni Mauro Piccini (INFN – Sezione di Perugia) NA62 collaboration meeting,
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Tracker Timing and ISIS RF Edward Overton 1. At CM32… 2 Had done some preliminary checks on the ISIS RF. Was beginning to think about how to handle the.
Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Ckov status David Lange, Doug Wright LLNL May 4, 2004.
June 7, 2004Karen Dow CODA at Bates BLAST Data Acquisition.
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
5/9/03Andrei Sukhanov. Phobos BWMeeting1 Andrei Sukhanov – measurements, analysis Ioury Sedykh – software, calculations Piotr Kulinich – measurements,
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
APEX DAQ rate capability April 19 th 2015 Alexandre Camsonne.
Ba A B B1 FADC B2 SD_FP FLEX_I/O ROC VME64x A: [ HELICITY, HELICITY_FLIP ] (NIM or ECL) Port 1 Port 2 a: [ HELICITY, HELICITY_FLIP ] (LVDS) B: [ HELICITY_TRIGGER,
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
General Tracker Meeting: Greg Iles4 December Status of the APV Emulator (APVE) First what whyhow –Reminder of what the APVE is, why we need it and.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Plans for the 2015 Run Michal Koval, Peter Lichard and Vito Palladino TDAQ Working Group 25/3/2015.
Update on works with SiPMs at Pisa Matteo Morrocchi.
Analysis of    production ► Data taking ► Reaction identification ► Results for double polarization observable F ► Summary Based on data taken in the.
Beam Diagnostic Tools David Christian Fermilab May 17, 2013.
Development of new DAQ system at Super-Kamiokande for nearby supernova A.Orii T. Tomura, K. Okumura, M. Shiozawa, M. Nakahata, S. Nakayama, Y. Hayato for.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
"North American" Electronics
Sequential Logic Design
Digital Trigger System for the COMPASS Experiment
JEDI polarimetry – Developments at SMART|EDM_Lab
AHCAL Beam Interface (BIF)
MoNA detector physics How to detect neutrons. Thomas Baumann NSCL.
Ewald Effinger, Bernd Dehning
FIT Front End Electronics & Readout
FPGA implementation of a multi-channels, 1 ns time resolution, multi-hit TDC Lorenzo Iafolla Lorenzo Iafolla SuperB Workshop.
Hellenic Open University
Hellenic Open University
VELO readout On detector electronics Off detector electronics to DAQ
FPGA-based Time to Digital Converter and Data Acquisition system for High Energy Tagger of KLOE-2 experiment L. Iafolla1,4, A. Balla1, M. Beretta1, P.
Sergey Abrahamyan Yerevan Physics Institute APEX collaboration
Commodity Flash ADC-FPGA Based Electronics for an
M. Krivda for the ALICE trigger project, University of Birmingham, UK
BESIII EMC electronics
Commissioning of the ALICE-PHOS trigger
HallD Collaboration Meeting Jefferson Lab December 11-13, 2003
The Trigger Control System of the CMS Level-1 Trigger
Presentation transcript:

Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz

1. New Moeller electronics 2. Status of new trigger2. cellular cluster counter (see Edinburgh talk)

 What for? ◦ Measure: beam polarity ◦ Constituents: tagger, Moeller radiator, electronics ◦ essential information for many experiments  Why built it new from scratch? ◦ faster

 Used parts: ◦ Splitter ◦ Trigger ◦ TDC (8x) ◦ Readout of data  Realised on one FPGA (VUPROM) card ◦ One VME CPU to read histograms after measurement  Time to save an event: 20ns  2nA ◦ 99,999% (with gate) ◦ 99% (without Gate)

output input clock logic cell („modules“): programmable switches Interconnection (“cables”):  “has” 1000’s of “modules” and “cables”  ~300 I/O signals  configuration via software  behaviour of cells and interconnection  Not a CPU!  Can act as: logic, scaler, TDC, …

 New electronic cards arrived (10 cards)  „VUPROM 2“ from GSI ◦ FPGA: „Virtex 4“ from Xilinx ◦ 224 inputs, 32 outputs, LVDS ◦ VMEbus connectivity ◦ cheap: 2k€ apiece

 TDC programed in FPGA: ◦ RMS=30ps  Make use of propagation time trough smallest entities inside FPGA start end  How are these TDCs read out?

 “Measure”-FSM 1.Wait for 1 st hit 2.Wait for 2 nd hit 3.Compute time differences and save temporally 2 Finite state machines (FSM): (“Acqu Root on FPGA”)  “Store”-FSM 1.Read RAM 2.Increase Value by 1 3.Write RAM Each step needs 20ns FSMs run in parallel  Add more channels without loosing lifetime One FSM per TDC and per histogram

 Detailed view of FPGA 1.8k cells used (9%) in out

OldNew readout time20 µs20ns lifetime~50%> 95% size1 VME module

 measured yesterday:  beam current: 5nA, 30min  count asymmetry: ◦ P foil not clear yet N+ N-

 improve calibration ◦ eliminate ripples arising from binning  connect more channels ◦ Better statistics constant lifetime!)

Possible triggers Status of hardware

 Planned so far: ◦ Improved cluster counter (cellular automata logic) ◦ Coplanarity ◦ in conjunction with PID:  differentiate charged/uncharged particles for above triggers ◦ Single Tagger signals for detector tests  Include (all) detectors...

 Possible to include all detectors ◦ All CB crystals (672x  720 cable pairs) ◦ All PID stripes (24x) ◦ Tagger channels (352x) ◦ Endpoint Tagger (~64x) ◦ TOF-Panels ◦ Inner TAPS crystals (72x) ◦ TAPS crystals and vetos (384x)

 TAPS electronics has output of all CFD  Trigger modules are available

 Moeller electronics working ◦ New technique, 10 6 faster  Trigger ◦ Enough inputs: feasible to include signals from all detectors ◦ Coming weeks: Installation of new trigger electronics  in parallel to existing ◦ Help to include TAPS needed

Thank you for your attention