Fast Zero Power File Number Here ®. ® www.xilinx.com Traditional CPLDs  CPLDs migrated from Bipolar to CMOS — Easier platform to design upon — Lower.

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Advertisements

CMOS Logic Circuits.
Power Reduction Techniques For Microprocessor Systems
Logic Families and Their Characteristics
USB Digital Audio Player Using ST92163 By Microcontroller DivisionVersion 1.2 / November 2000.
CMOS Family.
Introduction to Digital Systems By Dr. John Abraham UT-Panam.
XPower for CoolRunner™-II CPLDs
Synchronous Digital Design Methodology and Guidelines
Optical Interconnects Speeding Up Computing Matt Webb PICTURE HERE.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Week 7a, Slide 1EECS42, Spring 2005Prof. White Week 7a Announcements You should now purchase the reader EECS 42: Introduction to Electronics for Computer.
Die-Hard SRAM Design Using Per-Column Timing Tracking
Low-Noise Trans-impedance Amplifiers (TIAs) for Communication System Jie Zou Faculty Advisor: Dr. Kamran Entesari, Graduate Advisor: Sarmad Musa Department.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Lecture 13, Slide 1EECS40, Fall 2004Prof. White Lecture #13 Announcements You should now purchase the reader EECS 40: Introduction to Microelectronics,
Low-voltage techniques Mohammad Sharifkhani. Reading Text Book I, Chapter 4 Text Book II, Section 11.7.
Power-Aware Computing 101 CS 771 – Optimizing Compilers Fall 2005 – Lecture 22.
Optical Interconnects Speeding Up Computing Matt Webb PICTURE HERE.
Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris
Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.
ECE 331 – Digital System Design Power Dissipation and Propagation Delay.
Practical Aspects of Logic Gates COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Programmable Solutions in Smart Card Readers. ® Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.
© 2007 Cisco Systems, Inc. All rights reserved.Cisco Public ITE PC v4.0 Chapter 1 1 Personal Computers and Applications Networking for Home and Small Businesses.
© 2007 Cisco Systems, Inc. All rights reserved.Cisco Public ITE PC v4.0 Chapter 1 1 Personal Computers and Applications Networking for Home and Small Businesses.
Introduction to computers. What is a personal computer? Capacity: Large hard disks combined with a large working memory (RAM) Speed: Fast. Normally measured.
CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.
6.893: Advanced VLSI Computer Architecture, September 28, 2000, Lecture 4, Slide 1. © Krste Asanovic Krste Asanovic
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
CoolRunner ™ -II CPLDs in Cell Phone Security. Quick Start Training Overview Application Example: Cell Phone Security Feature Overview Shadow RAM based.
ENGG 6090 Topic Review1 How to reduce the power dissipation? Switching Activity Switched Capacitance Voltage Scaling.
Low Power Techniques in Processor Design
CoolRunner™ CPLD Overview
Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.
TEMPLATE DESIGN © Gate-Diffusion Input (GDI) Technique for Low Power CMOS Logic Circuits Design Yerkebulan Saparov, Aktanberdi.
® Programmable Solutions in ISDN Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
XPower for CoolRunner™ XPLA3 CPLDs. Quick Start Training Overview Design power considerations Power consumption basics of CMOS devices Calculating power.
Chapter 4 Logic Families.
Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.
Adiabatic Logic as Low-Power Design Technique Presented by: Muaayad Al-Mosawy Presented to: Dr. Maitham Shams Mar. 02, 2005.
Low Power – High Speed MCML Circuits (II)
Renesas Electronics America © 2011 Renesas Electronics Corporation. All rights reserved. V850/Jx4 Series Ultra Low Power 32 bit MCUs March 2012.
Logic Gates Chapter 6 Subject: Digital System Year: 2009.
Cypress Confidential Owner: VBHU Sales Training 03/15/2013 Everspin MR4A16B vs. Cypress 16Mb NVSRAM High Frequency Parallel NVSRAM with Multiple Interface.
BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.
CoolRunner XPLA3 CPLD Overview - August 2000 File Number Here ®
“Supporting the Total Product Life Cycle”
Basics of Energy & Power Dissipation
© GCSE Computing Computing Hardware Starter. Creating a spreadsheet to demonstrate the size of memory. 1 byte = 1 character or about 1 pixel of information.
Xilinx CPLD Solutions Roadmap
® Xilinx XC9500 CPLDs. ®  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD.
Xilinx at work in Low Power. Large Transformer Mid Transformer Small Transformer Battery Pack Large Dual Cell 2 “D” Small Dual Cell 2 “AAA” Mini Single.
J.PRAKASH.  The term power quality means different things to different people.  Power quality is the interaction of electronic equipment within the.
World’s Best CPLDs For Low Power, Portable & Remote Applications.
Industrial Automation Part I Real Time Control Embedded Systems.
Basic Multimedia Equipment
Types of Computers & Computer Hardware
Ultra Wideband Technology
Lecture No. 7 Logic Gates Asalam O Aleikum students. I am Waseem Ikram. This is the seventh lecture in a series of 45 lectures on Digital Logic Design.
LOW POWER DIGITAL VIDEO COMPRESSION HARDWARE DESIGN
COOLRUNNER II REAL DIGITAL CPLD
Fast Zero Power.
XC9500XL New 3.3v ISP CPLDs.
XILINX CPLDs The Total ISP Solution
Chapter – 2 Logic Families.
2.C Memory GCSE Computing Langley Park School for Boys.
ECE 331 – Digital System Design
FAN5358 2MHz, 500mA, SC70 Synchronous Buck Regulator
Presentation transcript:

Fast Zero Power File Number Here ®

® Traditional CPLDs  CPLDs migrated from Bipolar to CMOS — Easier platform to design upon — Lower power consumption — Continued to use the same Bipolar design technique to implement Product Terms  Product Term Construction Sense Amplifier.25mA each - Standby Higher ICC at Fmax This technique involves building up a word line using 'wired nor' inputs to a node. As more of these inputs are attached to the node, the capacitance increases and so does the time constant. In order to speed up propagation time, this node is followed by a sense amplifier, which examines the node for approximately a 100mV change to indicate a logic level transition.

® Consequences of Using Sense Amplifiers  Power Consumption —Sense amplifiers are linear elements which always draw a substantial amount of current. —Each sense amplifier consumes 250uA during standby –128 Macrocell device: 160mA of standby current (128MC * 5PTs/MC * 250uA/PT) —Dynamic power increases as frequency increases.  Power Down Modes —These modes reduce power consumption and performance —Complicate timing model (additional delays depending on power down level) —Are often associated with “wake-up” modes which have to be designed around  Performance —Performance versus Power Consumption trade-off  Device Size Limitations —Power consumption limits the size of the device you can build  Noise immunity —Sense amplifier makes the device more susceptible to noise

® CoolRunner CPLDs  New Innovative approach — Eliminated Sense amplifiers — Removed Performance vs. Power Consumption trade-off — Simultaneously deliver high performance and low power consumption  Product Term Construction This patented approach is called Fast Zero Power (FZP TM ) Implement a product term word line without the use of sense amplifiers. The Fast Zero Power technology is based upon a CMOS chain of gates to implement “Product Terms” The primary benefit of this technique is much lower power consumption.

® CoolRunner Product Term Generation 2 In In_bar Vdd 2 In In_bar Vdd 2 - Input AND gate I0 I1 I2 I3 4 - Input AND gate I0 I1 I2 I3 I4 I5 I6 I7 8 - Input AND gate Tpd < 0.5ns Tpd < 0.6ns Tpd < 0.8ns Virtual mux controls input DeMorgan Tree generates logic Y = I 0 I 1 I 2 I 3 = !(!(I 0 I 1 ) # !(I 2 I 3 )) Distributes capacitance Instantaneous Idd low

® Consequences of Using FZP  Power Consumption —1000 times less standby current —33% to 50% the dynamic power —Simultaneously delivers high performance and low power consumption —This technology also allows for tremendous amounts of logic resources to be placed in very small packages.  Power Down Modes —Not needed —FZP simultaneously delivers high performance and low power consumption  Performance —No tradeoffs between Performance and Power Consumption  Device Size Limitations —No power limits on the device size —XCR3960 is the world’s largest CPLD (960 macrocells)  Noise immunity —Better noise immunity than sense amp based CPLDs

® Sense Amplifier.25mA each - Standby Higher ICC at Fmax FZP: CMOS Everywhere - Zero Static Power Technology Difference Summary  Competitive CPLDs - bipolar sense amp product terms —Always consumes power--even at standby —Designer must choose between high performance and low power consumption —Limits maximum device size due to power consumption  CoolRunner FZP design uses TotalCMOS for product terms —Virtually no standby current —Dynamic currents 1/3 the competition at F max —Simultaneously delivers high performance and low power —No power limits on device size

® Power (Icc) Competitive 0 MHz 0 Speed (MHz) CoolRunner... System Speed For Free!! CoolRunner Delivers Lowest Any Speed  Reduce Icc requirements while increasing system reliability — smaller power supply — eliminate fans — smaller equipment  Smaller device packaging — less board area & more logic packing density

® Major CoolRunner Customers and Target Applications Major Customers  Alcatel  Ericsson  Siemens  Fujitsu (laptops)  Nortel  Jabil (DELL)  Lucent  CISCO  3COM  HP  Compaq Design Win Examples  Consumer / Industrial — PDA — cell phone — MP3 player — battery powered scanner — camcorder viewfinder — digital camera — portable dictation system — gas meter  Medical — portable syringe pump — home monitoring system — blood analyzer  PC Peripheral — PCMCIA memory card — USB based data acquisition — portable computer display — white board scanner  High Performance — Alpha workstation and server — Digital video data link