ECE 340 ELECTRONICS I MOS APPLICATIONS AND BIASING.

Slides:



Advertisements
Similar presentations
Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Advertisements

Goals Investigate circuits that bias transistors into different operating regions. Two Supplies Biasing Four Resistor Biasing Two Resistor Biasing Biasing.
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 6: Field Effect Transistor by Muhazam Mustapha, October 2011.
Analog Quick Notes Ravi Dixit
Physical structure of a n-channel device:
ELECTRICAL ENGINEERING: PRINCIPLES AND APPLICATIONS, Fourth Edition, by Allan R. Hambley, ©2008 Pearson Education, Inc. Lecture 28 Field-Effect Transistors.
Recap in last lecture EE2301: Block B Unit 2.
University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.
Transistors These are three terminal devices, where the current or voltage at one terminal, the input terminal, controls the flow of current between the.
JUNCTION FIELD EFFECT TRANSISTOR(JFET)
S. RossEECS 40 Spring 2003 Lecture 21 CMOS INVERTER CMOS means Complementary MOS: NMOS and PMOS working together in a circuit D S V DD (Logic 1) D S V.
CURRENT MIRROR/SOURCE EMT451/4. DEFINITION Circuit that sources/sinks a constant current as biasing elements as load devices for amplifier stages.
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
S. RossEECS 40 Spring 2003 Lecture 20 Today we will Review NMOS and PMOS I-V characteristic Practice useful method for solving transistor circuits Build.
EE40 Lec 20 MOS Circuits Reading: Chap. 12 of Hambley
EE314 Intel Pentium 4 Field Effect Transistors Equivalent Circuits.
The metal-oxide field-effect transistor (MOSFET)
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
© Electronics Recall Last Lecture The MOSFET has only one current, I D Operation of MOSFET – NMOS and PMOS – For NMOS, V GS > V TN V DS sat = V GS – V.
EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.
ANALOGUE ELECTRONICS I
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
The Ohmic Region The slope of the characteristic curve in the ohmic region is the dc drain-to- source conductance G DS of the JFET. Thus, the dc drain-to-source.
Chapter 28 Basic Transistor Theory. 2 Transistor Construction Bipolar Junction Transistor (BJT) –3 layers of doped semiconductor –2 p-n junctions –Layers.
Introduction to FET’s Current Controlled vs Voltage Controlled Devices.
© Bob York Transistor Basics Control Terminal I(V) I(V, V c ) I(V, I c ) or V V V c or I c FETs BJTs.
© The McGraw-Hill Companies, Inc McGraw-Hill 1 PRINCIPLES AND APPLICATIONS OF ELECTRICAL ENGINEERING THIRD EDITION G I O R G I O R I Z Z O N I 9.
Junction Field Effect Transistor
FET ( Field Effect Transistor)
EEE1012 Introduction to Electrical & Electronics Engineering Chapter 7: Field Effect Transistor by Muhazam Mustapha, October 2010.
Field Effect Transistor (FET)
ECE 342 Electronic Circuits 2. MOS Transistors
Ch 10 MOSFETs and MOS Digital Circuits
Electronic Circuits Laboratory EE462G Lab #7 NMOS and CMOS Logic Circuits.
Chapter 11 Field effect Transistors: Operation, Circuit, Models, and Applications Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction.
ECE 340 ELECTRONICS I BJT APPLICATIONS AND BIASING.
Electronic Circuits Laboratory EE462G Lab #5 Biasing MOSFET devices.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
By Squadron Leader Zahid Mir CS&IT Department, Superior University PHY-BE -22 JFET Characteristics & Parameters.
MALVINO Electronic PRINCIPLES SIXTH EDITION.
MALVINO Electronic PRINCIPLES SIXTH EDITION.
Electronic Circuits Laboratory EE462G Lab #7 NMOS and CMOS Logic Circuits.
CHAP3: MOS Field-Effect Transistors (MOSFETs)
ANALOGUE ELECTRONICS CIRCUITS 1
11. 9/14 Music for your ears 9/14 Musique 101 9/14 Audio Spectrum 4.
Particle motion in the inversion layer NMOS -- p type semiconductor – V GS > V T & saturating V DS.
MOSFET DC circuit analysis Common-Source Circuit
1 Tai-Cheng Lee Spring 2006 MOS Field-Effect Transistors (MOS) Tai-Cheng Lee Electrical Engineering/GIEE, NTU.
Lecture 20 Today we will Look at why our NMOS and PMOS inverters might not be the best inverter designs Introduce the CMOS inverter Analyze how the CMOS.
Field Effect Transistors (1) Dr. Wojciech Jadwisienczak EE314.
Recall Lecture 17 MOSFET DC Analysis 1.Using GS (SG) Loop to calculate V GS Remember that there is NO gate current! 2.Assume in saturation Calculate I.
Farzana R. ZakiCSE 177/ EEE 1771 Lecture – 19. Farzana R. ZakiCSE 177/ EEE 1772 MOSFET Construction & operation of Depletion type MOSFET Plotting transfer.
ECE 333 Linear Electronics Chapter 7 Transistor Amplifiers How a MOSFET or BJT can be used to make an amplifier  linear amplification  model the linear.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. MALVINO & BATES SEVENTH EDITION Electronic PRINCIPLES.
MOSFET Basic FET Amplifiers The MOSFET Amplifier
ELECTRONICS II VLSI DESIGN FALL 2013 LECTURE 5 INSTRUCTOR: L.M. HEAD, PhD ELECTRICAL & COMPUTER ENGINEERING ROWAN UNIVERSITY.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. MALVINO & BATES SEVENTH EDITION Electronic PRINCIPLES.
BJT transistors.
Recall Lecture 17 MOSFET DC Analysis
Recall Last Lecture The MOSFET has only one current, ID
Recall Lecture 17 MOSFET DC Analysis
Recall Lecture 11 DC Analysis and Load Line
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Recall Last Lecture The MOSFET has only one current, ID
Recall Lecture 17 MOSFET DC Analysis
Recall Last Lecture The MOSFET has only one current, ID
9 Transistor Fundamentals.
Recall Lecture 11 DC Analysis and Load Line
Presentation transcript:

ECE 340 ELECTRONICS I MOS APPLICATIONS AND BIASING

MOSFET REGIONS OF OPERATION CUT OFF LINEAR, OHMIC, TRIODE SATURATION

CUT OFF REGION OF OPERATION

LINEAR, OHMIC, TRIODE REGION OF OPERATION

SATURATION REGION OF OPERATION

MOSFET CHARACTERISTICS v DS 0V2V4V6V8V10V12V IDID 0mA 0.5mA 1.0mA 1.5mA v GS3 v GS2 v GS1 Linear, Ohmic, Triode ROP Saturation ROP Cutoff ROP

MOSFET BIASING SELECTION OF GATE TO SOURCE VOLTAGE PRODUCES DC DRAIN TO SOURCE VOLTAGE PRODUCES DC DRAIN CURRENT DEFINES REGION OF OPERATION

DC LOAD LINE INPUT DC BIAS EQUATION OUTPUT DC BIAS EQUATION LINEAR EQUATION WITH SLOPE DETERMINED BY EXTERNAL RESISTORS

MOSFET BIAS CIRCUIT

INPUT EQUATION SETS OR SELECTS DC GATE TO SOURCE VOLTAGE SETS OR SELECTS DC DRAIN CURRENT CONSTRUCTED BY PERFORMING KVL ON INPUT PORTION OF THE CIRCUIT

KVL INPUT EQUATION

OUTPUT EQUATION SELECTS OR SETS DC DRAIN TO SOURCE VOLTAGE SELECTS OR SETS DC DRAIN CURRENT CONSTRUCTED BY PERFORMING KVL ON OUTPUT PORTION OF THE CIRCUIT

KVL OUTPUT EQUATION

LOAD LINE EQUATION USED TO SELECT BIAS PARAMETERS V GS, V DS, AND I D.

v DS 0V2V4V6V8V10V12V IDID 0mA 0.5mA 1.0mA 1.5mA v GS3 v GS2 v GS1 Linear, Ohmic, Triode ROP Saturation ROP Cutoff ROP LOAD LINE

BIASING CIRCUITS USED TO ESTABLISH - V GG (GATE VOLTAGE) - I D (DRAIN CURRENT) -V DS (DRAIN TO SOURCE VOLTAGE) USES ONE OR TWO POWER SUPPLIES

USING TWO POWER SUPPLIES RDRD RSRS V DD V SS IDID + V DS -

DESIRED BIAS CONDITIONS

SELECTION OF R S

SELECTION OF R D

USING ONE POWER SUPPLY

DEVELOPMENT OF GATE VOLTAGE

INPUT AND OUTPUT EQUATIONS

DESIRED BIAS CONDITIONS

SELECTION OF R 1 AND R 2

SELECTION OF R S AND R D