TEMPLATE DESIGN © 2007 www.PosterPresentations.com Gate-Diffusion Input (GDI) Technique for Low Power CMOS Logic Circuits Design Yerkebulan Saparov, Aktanberdi.

Slides:

Advertisements

Similar presentations

Modern VLSI Design 3e: Chapter 3 Copyright 1998, 2002 Prentice Hall PTR Topics n Combinational logic functions. n Static complementary logic gate structures.

Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Static CMOS Circuits.

Subthreshold SRAM Designs for Cryptography Security Computations Adnan Gutub The Second International Conference on Software Engineering and Computer Systems.

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.

2007 MURI Review The Effect of Voltage Fluctuations on the Single Event Transient Response of Deep Submicron Digital Circuits Matthew J. Gadlage 1,2, Ronald.

Power Reduction Techniques For Microprocessor Systems

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/ ST IEEE VLSI.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

CMOS Circuit Design for Minimum Dynamic Power and Highest Speed Tezaswi Raja, Dept. of ECE, Rutgers University Vishwani D. Agrawal, Dept. of ECE, Auburn.

10/25/05ELEC / Lecture 151 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Combinational Circuits

Dec. 6, 2005ELEC Glitch Power1 Low power design: Insert delays to eliminate glitches Yijing Chen Dec.6, 2005 Auburn university.

8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 12 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power.

8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Institute of Digital and Computer Systems 1 Fabio Garzia / Finding Peak Performance in a Process23/06/2015 Chapter 5 Finding Peak Performance in a Process.

9/29/05ELEC / Lecture 101 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Fall 2006, Oct. 17 ELEC / Lecture 9 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis: Logic Level.

Outline Noise Margins Transient Analysis Delay Estimation

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 13 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino.

Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.

9/27/05ELEC / Lecture 91 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris

Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.

Low power architecture and HDL coding practices for on-board hardware applications Kaushal D. Buch ASIC Engineer, eInfochips Ltd., Ahmedabad, India

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 3 ASIC.

ECE 331 – Digital System Design Power Dissipation and Propagation Delay.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Robust Low Power VLSI R obust L ow P ower VLSI Finding the Optimal Switch Box Topology for an FPGA Interconnect Seyi Ayorinde Pooja Paul Chaudhury.

04/26/05 Anthony Singh, Carleton University, MCML - Fixed Point - Integer Divider Presentation #2 High-Speed Low Power VLSI – Prof. Shams By Anthony.

Tehran University Faculty of Engineering VLSI Course Class Presentation Fall 1383 Professor: DR Fakhraei Presenter: Nasim Hajary.

Power Saving at Architectural Level Xiao Xing March 7, 2005.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.

Integrated Circuit Logic Families. Outline  Integrated Circuit Logic Families.

Chapter 07 Electronic Analysis of CMOS Logic Gates

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 1 – The.

Robust Low Power VLSI ECE 7502 S2015 Analog and Mixed Signal Test ECE 7502 Class Discussion Christopher Lukas 5 th March 2015.

Introduction to Digital Electronics © 2014 Project Lead The Way, Inc.Digital Electronics.

Design of a 32-Bit Hybrid Prefix-Carry Look-Ahead Adder

Low-Power and Area-Efficient Carry Select Adder on Reconfigurable Hardware Presented by V.Santhosh kumar, B.Tech,ECE,4 th Year, GITAM University Under.

Design of an 8-bit Carry-Skip Adder Using Reversible Gates Vinothini Velusamy, Advisor: Prof. Xingguo Xiong Department of Electrical Engineering, University.

EE5970 Computer Engineering Seminar Spring 2012 Michigan Technological University Based on: A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating.

Basics of Energy & Power Dissipation

LOGIC OPTIMIZATION USING TECHNOLOGY INDEPENDENT MUX BASED ADDERS IN FPGA Project Guide: Smt. Latha Dept of E & C JSSATE, Bangalore. From: N GURURAJ M-Tech,

Bi-CMOS Prakash B.

EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Combinational Circuits.

64 bit Kogge-Stone Adders in different logic styles – A study Rob McNish Satyanand Nalam.

A Class presentation for VLSI course by : Maryam Homayouni

Tae- Hyoung Kim, Hanyong Eom, John Keane Presented by Mandeep Singh

Solid-State Devices & Circuits

EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

GATE DIFFUSION INPUT: A low power digital circuit design

ELEC Digital Logic Circuits Fall 2014 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

EE586 VLSI Design Partha Pande School of EECS Washington State University

Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Design Technologies.

LOW POWER DESIGN METHODS

M V Ganeswara Rao Associate Professor Dept. of ECE Shri Vishnu Engineering College for Women Bhimavaram Hardware Architecture of Low-Power ALU using Clock.

Adiabatic Technique for Energy Efficient Logic Circuits Design

Integrated Circuits.

LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.

VLSI Design MOSFET Scaling and CMOS Latch Up

1.Introduction to Advanced Digital Design (14 marks)

Presentation transcript:

TEMPLATE DESIGN © Gate-Diffusion Input (GDI) Technique for Low Power CMOS Logic Circuits Design Yerkebulan Saparov, Aktanberdi Zhakupov Abstract Today’s main challenges for most of the VLSI circuit designers are to decrease the area of the circuit and reduce power dissipation. The leading world companies are working on continuous improvement of the existing technologies. Quest for ideas in optimization of productive speed, reducing the propagation delays and power consumption along with compactness and minimization of production costs of triggers are the main objectives of producers of electronics and digital equipment. The question of improvement of logical gate design is particularly acute. Particularly, the power consumption is one of the key factors in any integrated circuit. Considering the complexity of modern integrated circuits, processors now consume large amount of power as they make maximum number of internal transitions. Therefore, the most actual question is to find the techniques to effectively implement low power systems in integrated circuits design. Gate Diffusion input GDI cell manufacturing The main differences of GDI technique lies in the fabrication process of transistors. Regular CMOS cells are fabricated using the method shown in Figure 1, while GDI cells need Twin Tub CMOS Fabrication shown in Figure 2. Basic logic gates design using GDI technique Power consumed, power dissipation There are two main components that constitute the power used by a CMOS integrated circuit: Static power P static = I static V dd Dynamic power P dynamic = P cap + P transient = (C L + C) V dd 2 f N 3 Additional information on GDI using on logic gates Conclusion Reference list Overall, GDI Technique can enrich VLSI designers’ toolbox in the near future. This technique, which is specifically designed for low- power applications, justifies its purpose by showing lowest power dissipation level among CMOS gates. Test chips showed huge improvements in performance, decreased number of transistors and area size over other logic gates. The gate diffusion input is a brand new method for constructing low power digital circuits. It is supposed that Gate Diffusion Input (GDI) Technique is one of emerging options on reduction of production delays of the processor, decrease in power consumption and dissipation along with the simplification of production of integrated micro-schemes. Implementing this method may diminish power losses in the circuit, decreases propagation delay and total area of digital circuits. Basic GDI cell Use for creation of gate considerably reduces number of the used transistors, thus the equipment gives some advantages: Reduction of number of transistors conducts to reduction of losses of power The logical gate designed with equipment can work at low values of VDD Easier manufacturing of logic gates Agarwal, T. 'Step by Step CMOS Fabrication Processing Technology', Buy Electronics & Electrical Projects in India, [Online]. Available: technology/. [Accessed: 07- Apr- 2015]. Ece.unm.edu, 'CMOS Processing Technology', [Online]. Available: [Accessed: 10- Apr- 2015]. Kenia, K. and Kenia, N. 'GDI Technique: A Power- Efficient Method for Digital Circuits', International Journal of Advanced Electrical and Electronics Engineering, vol. 1, no. 3, pp , Kumar, M. A., Selvarani, R. and Kumar, T. Proceedings of International Conference on Advances in Computing. India: Springer, Morgenshtein, A., Fish, A. and Wagner, I. 'Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits', IEEE Trans. VLSI Syst., vol. 10, no. 5, pp , Morgenshtein, A., Fish A. and Wagner, I. ‘Gate-diffusion Input (GDI) – a Technique for Low Power Design of Digital Circuits: Analysis and Characterization’, Circuits and Systems, vol. 1, no. 1, pp , The use of GDI technique give as opportunity to 1) decrease the Vdd (low-power devices) 2) decrease loses of power due to parasitic capacitance and 3) number of logic transformations (N) OR gate and AND gate with GDI technique (Tanner EDA software) Most of these functions are complex (6–12 transistors) in CMOS, as well as in standard PTL implementations, but very simple (only two transistors per function) in the GDI design method.