Principles Of Digital Design Chapter 1 Introduction Design Representation Levels of Abstraction Design Tasks and Design Processes CAD Tools.

Slides:

Advertisements

Similar presentations

Digital System Design Subject Name : Digital System Design Course Code : IT-314.

Advertisements

SOC Design: From System to Transistor

WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s: Computer Hardware 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s Computer Hardware Department of.

CMSC 611: Advanced Computer Architecture

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.

Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 4a1 Design for Testability Theory and Practice Lecture 4a: Simulation n What is simulation? n Design.

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Combinational Logic Design Sections 3-1, 3-2 Mano/Kime.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Digital Design Haldun Hadimioglu Computer and Information Science 3/30/2003 CS 2204 Laboratory.

Copyright  1999 Daniel D. Gajski IP – Based Design Methodology Daniel D. Gajski University of California

Chapter 01 An Overview of VLSI

Outline Chapter 1 Hardware, Software, Programming, Web surfing, … Chapter Goals –Describe the layers of a computer system –Describe the concept.

DIGITAL ELECTRONICS CIRCUIT P.K.NAYAK P.K.NAYAK ASST. PROFESSOR SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY.

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

Digital Design: An Embedded Systems Approach Using Verilog

(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

Design methodology.

Electronic Design Automation. Course Outline 1.Digital circuit design flow 2.Verilog Hardware Description Language 3.Logic Synthesis –Multilevel logic.

An Introduction Chapter Chapter 1 Introduction2 Computer Systems  Programmable machines  Hardware + Software (program) HardwareProgram.

Wilhelm Schickhard (1623) Astronomer and mathematician Automatically add, subtract, multiply, and divide Blaise Pascal (1642) Mathematician Mass produced.

Department of Electronic Engineering, FJU Verilog HDL: A Guide to Digital Design and Synthesis 1 Digital Systems Design Shyue-Kung Lu Department of Electronic.

Introduction to the Board Game Counter

OCR GCSE Computing © Hodder Education 2013 Slide 1 OCR GCSE Computing Chapter 2: Binary Logic.

SUPLEMENTARY CHAPTER 1: An Introduction to Digital Logic The Architecture of Computer Hardware and Systems Software: An Information Technology Approach.

Shashi Kumar 1 Logic Synthesis: Course Introduction Shashi Kumar Embedded System Group Department of Electronics and Computer Engineering Jönköping Univ.

CAD Techniques for IP-Based and System-On-Chip Designs Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {

1 Digital System Design Subject Name : Digital System Design Course Code : IT- 308 Instructor : Amit Prakash Singh Home page :

Computer Architecture. “The design of a computer system. It sets the standard for all devices that connect to it and all the software that runs on it.

Extreme Makeover for EDA Industry

IKI Register-transfer Design

Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Section 10: Advanced Topics 1 M. Balakrishnan Dept. of Comp. Sci. & Engg. I.I.T. Delhi.

Welcome CSC 480/580 – Digital Logic & Computer Design Term: Winter 2002 Instructor: William T Krieger.

COE 405 Design and Modeling of Digital Systems

Introduction to Computer Engineering ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin.

IKI10201: Introduction to Digital Systems Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture Notes.

Modern VLSI Design 3e: Chapters 3 & 8Partly from 2002 Prentice Hall PTR week6-1 Lectures 16 Transfer Characteristics (Delay and Power) Feb. 10, 2003.

ECE 3110: Introduction to Digital Systems Introduction (Contd.)

ECE 2110: Introduction to Digital Systems Introduction (Contd.)

ECE 3110: Introduction to Digital Systems Introduction (Contd.)

Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.

1 Copyright  2001 Pao-Ann Hsiung SW HW Module Outline l Introduction l Unified HW/SW Representations l HW/SW Partitioning Techniques l Integrated HW/SW.

Teaching Digital Logic courses with Altera Technology

ECE 3110: Introduction to Digital Systems Introduction (Contd.)

1 Digital Logic Design (41-135) Introduction Younglok Kim Dept. of Electrical Engineering Sogang University Spring 2006.

Computer Organization IS F242. Course Objective It aims at understanding and appreciating the computing system’s functional components, their characteristics,

1 The user’s view  A user is a person employing the computer to do useful work  Examples of useful work include spreadsheets word processing developing.

1 Lecture 1: Verilog HDL Introduction. 2 What is Verilog HDL? Verilog Hardware Description Language(HDL)? –A high-level computer language can model, represent.

EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.

ECE 2110: Introduction to Digital Systems Introduction (Contd.)

EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.

Introduction to the Board Game Counter

Combinational Logic Design

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

VLSI Testing Lecture 5: Logic Simulation

EEE2135 Digital Logic Design Chapter 1. Introduction

VLSI Testing Lecture 5: Logic Simulation

Chapter 1: Introduction

IP – Based Design Methodology

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

ECNG 1014: Digital Electronics Lecture 1: Course Overview

Introduction to Micro Controllers & Embedded System Design

HIGH LEVEL SYNTHESIS.

Digital Designs – What does it take

Presentation transcript:

Principles Of Digital Design Chapter 1 Introduction Design Representation Levels of Abstraction Design Tasks and Design Processes CAD Tools

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 2 Behavioral or functional representation  Specifies the behavior or the function of a design without any implementation information Structural representation  Specifies the implementation of a design in terms of components and their interconnections Physical representation  Specifies the physical characteristics of the design  Blueprint for manufacturing Design Representation

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 3 Pulse =  Seconds = Seconds + 1 S display = Seconds Seconds = 0? Minutes = 0? Minutes = Minutes + 1 M display = Minutes Hours = Hours + 1 H display = Hours Clock Process yes no Alarm Clock (Behavioral Representation)

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 4 Minutes = Minutes + 1 M display = Minutes Hours = Hours + 1 H display = Hours Setup Process S 2 closed? S 1 closed? S 3 closed? S 4 closed? Mwakeup = Mwakeup + 1 M display = Mwakeup Hwakeup = Hwakeup + 1 H display = Hwakeup no yes no yes no yes no Alarm Clock (Behavioral Representation)

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 5 Minutes = Mwakeup? Buzz = 1 Alarm Process Hours = Hwakeup? S 5 closed? yes no yes no yes Alarm Clock (Behavioral Representation)

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 6 Alarm Clock (Structural Representation) S cnt H display M display S display M cntH cnt M regH reg Minute comparator Pulse generator Oscillator Hour comparator 1 Sound generator Pulse S 1 (Time set) S 3 (M advance) S 4 (H advance) S 2 (Alarm set) S 5 (Alarm on) S2S2 S2S2 S3S3 S4S4 Buzz

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 7 Alarm Clock (Pulse Wave) 1 second 0 1 (a) Sine wave (b) Pulse wave Generated by Oscillator Generated by Pulse generator

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 8 HOURS MINUTES ALARMTIMESET ALMTIMEONOFF Front view PGSGOSC DS Sound generator Pulse generator Oscillator Minute advance switch Battery holder Liquid display Hour advance switch Set and alarm switches Printed circuit board Alarm Clock (Physical Representation)

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 9 Levels of Abstraction Levels Behavioral forms Structural components Physical objects Transistor Differential equ., current-voltage diagrams Transistors, resistors, capacitors Analog & digital cells Logic Boolean equations, finite-state machines Gates, flip-flops Modules or units Processor Algorithms, flowcharts, instruction sets, generalized FSM Adders, comparators, registers, counters, register files, queues Microchips System Executable specification, programs Processors, controllers, memories, ASICs, ASIPs, IPs Printed-circuit boards or System-on-chip

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 10 Top-down Bottom-up Meet-in-the-middle Design Methodologies

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 11 Design Specification Library Development Design Synthesis Design Analysis  Property verification  Constraint satisfaction for cost, performance, power, testability manufacturing, and other metrics Documentation Manufacturing Design Process  System synthesis  Logic synthesis  Architecture synthesis  Circuit design  Sequential synthesis  Layout generation

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 12 Design Capture and Modeling  Schematic capture  Modeling in a hardware-description language Synthesis Tools  Logic synthesis  Sequential synthesis  Behavioral or high-level synthesis  System synthesis Verification and Simulation Physical Design  Placement  Routing Testing CAD Tools

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 13 Typical Design Process Market Analysis Physical Design Product Requirements Test Generation Product Specification Documentation Product Architecture Manufacturing Product Design Testing Verification or Simulation

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 14 Road Map of Digital Design Transistors, resistors, capacitors Analog circuit design Analog components Digital circuit design Electronics Boolean algebra Logic gates and flip-flops Finite-state machine Logical design techniques Sequential design techniques VLSI design Binary system and data representation Combinational components Storage components Interface components Generalized finite-state machines Algorithm synthesis Processor components Software design and engineering Hardware, software, and mechanical codesign Embedded system design Computer design Material covered in book

Copyright © by Daniel D. Gajski Slides by Philip Pham, University of California, Irvine 15 Chapter Summary Three Design Representations  Behavioral  Structural  Physical Four Levels of Abstraction  System  Processor  Register  Gate CAD Tools  Capture and Modeling  Verification and Simulation  Synthesis and Analysis  Placement and Routing  Test Generation Road Map