CCD and CCD readout : Engineering diagnostics during development, commissioning and operation Pierre Antilogus C. Juramy, H.Lebbolo, S. Russo, V.Tocut.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Operational Amplifiers Digital Simulation Nate Moehring.
Camera debrief Christopher Stubbs DM All-Hands meeting 12 February
Design & Prototyping of Hybrid Electric Vehicle Electronic Control Unit Dinçer Mehmet BAHAR Energy Institute 2008,Gebze.
1 LHCb CALO commissioning meeting Anatoli Konoplyannikov /ITEP/ Proposal of the ECAL CW base modification + Anatoli, Michail ( Michail Soldatov.
In situ testing of detector controllers Roger Smith Caltech
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
Novocontrol Alpha Analyzers Fundamentals
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
DC Characterization of CCD-Based Detectors for Use in Multi-Chip Focal Plane Arrays SDW 2005 June 2005, R. PhilbrickBall Aerospace & Technologies Corp.
LarTPC Electronics Meeting Current Work at MSU Fermilab Dan Edmunds 23-February-2010.
Mainz: Contributions to the LArg-Calorimeter Purity monitoring of the liquid argon and temperature measurement in the three cryostats - Old electronics.
Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.
A compact, low power digital CDS CCD readout system.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Raft Electronics Overview R. Van Berg Electronics Mini-Review.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Monitoring and Configuration R. Van Berg Electronics.
CCD Clocking and Biasing CABAC_0 : Design Test_0 : Design Pierre Antilogus (from a Hervé Lebbolo’s talk) BNL, Raft Electronic Workshop January 25 th 2012.
LSST electronic workshop BNL January 25-26, 2012 Measurements & Near Terms Plan in Paris Pierre Antilogus BNL, Raft Electronic Workshop January 26 th 2012.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Performance of SPIROC chips in SKIROC mode
LSST Electronics Review BNL January 25-26, LSST Electronics Review BNL January 25-26, 2012 Electronics Development Plan and Vertical Slice Test (VST)
Readout Electronics: SIDECAR ASIC Hardware
16 – 17 Jul 02Andrew Werner TRD Monitor Tube Readout Electronics: Shaping Peter Fisher, Bernard Wadsworth, Andrew Werner MIT 1.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Power & Voltage Plan R. Van Berg Electronics Mini-Review.
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.
VI th INTERNATIONAL MEETING ON FRONT END ELECTRONICS, Perugia, Italy A. Dorokhov, IPHC, Strasbourg, France 1 NMOS-based high gain amplifier for MAPS Andrei.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
1 CPC2-CPR2 Assemblies Testing Status Tim Woolliscroft.
THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Electronics Development Plan Goals and Plans for
CCD Clocking and Biasing CABAC_0 : Design Test_0 : Design Pierre Antilogus (from Hervé Lebbolo’s talks) BNL, Raft Electronic Workshop January 25 th 2012.
Fine Pixel CCD for ILC Vertex Detector ‘08 7/31 Y. Takubo (Tohoku U.) for ILC-FPCCD vertex group ILC vertex detector Fine Pixel CCD (FPCCD) Test-sample.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Digital CFEB (an Update) B. Bylsma, EMU at CMS Week, March 16, Ben Bylsma The Ohio State University.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
ILD/ECAL MEETING 2014, 東京大学, JAPAN
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
Distributed Low Voltage Power Supply System for Front End Electronics of the TRT Detector in ATLAS Experiment E.Banaś a, P.Farthouat b, Z.Hajduk a, B.Kisielewski.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
1 Neutron Monitor Workshop 2(A): Principles of Digital Logic Mahidol University June 25, 2009 Paul Evenson University of Delaware Bartol Research Institute.
LSST Camera Electronics Overview September 16, 2008 R. Van Berg for the LSST Electronics Team.
EKT 314/4 WEEK 10 : CHAPTER 4 DATA ACQUISITION AND CONVERSION ELECTRONIC INSTRUMENTATION.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
Basics of Bypass Capacitor, Its Functions and Applications.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
1 Neutron Monitor Workshop 2(A): Principles of Digital Logic Mahidol University July 22, 2011 Presentation developed by: Paul Evenson University of Delaware.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Different Types of Transistors and Their Functions
ECAL Front-end development
Jan Soldat, Heidelberg University for the DSSC ASIC design groups
R&D activity dedicated to the VFE of the Si-W Ecal
LSST Camera Readout chip
Front-end electronic system for large area photomultipliers readout
SIDECAR ASIC Characterization Dan Pontillo
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
STATUS OF SKIROC and ECAL FE PCB
Turning photons into bits in the cold
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
SIDECAR ASIC characterization
Presentation transcript:

CCD and CCD readout : Engineering diagnostics during development, commissioning and operation Pierre Antilogus C. Juramy, H.Lebbolo, S. Russo, V.Tocut BNL, Raft Electronic Workshop January 25 th 2012

why talking about diagnostic & monitoring ? And why now ? -LSST focal plan is characterized by 3 key properties never used at this scale: -Its size -Its electronic density -No direct access to the readout electronic and signal during data taking -At the same time we have to -do its commissioning, namely optimally run the camera focal plane sensors and associated electronic, in a reasonable amount of time. -guaranty its reliability/stability/long-term term maintenance capability over the years of the LSST run. -We enter in a phase of test / qualification, where we develop diagnostic tools / idea, we should keep track of this and use this expertise to feed back change in our design -At the same time we are starting the next round of design, discussing changes (ASPIC III, CABAC, FE, BE, …. ), it’s a good time to review our design with an higher attention in the fact than we will have to debug, qualify, run and maintain the CCD & CCD readout. -So with this talk, we underline a few “features” in the raft electronic to achieve this goal. CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012

Raft-level diagnostics Possible issues at raft level: –Debugging failed connections –Dealing with multiple crosstalk sources –Additional sources of noise –Optimization of CCD & ASICs running setup ( clocks, V,…) Outputs at raft level: –Digitized outputs: temperatures, DC levels –Analog outputs (multiplexed): clocks, “transparent” ASPIC output Firmware / software : –Possibility to modify individual clocks, sequence, clocks offsets …. CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012

CCD and raft-level monitoring Temperature: –CCDs –ASICs Other parameters affecting CCD response: –Bias voltages (ODs) –Substrate voltages Variations in behavior –CCD: response, output amplifiers (transparent ASPIC ?) –CABAC: Voltage delivery (aging at cold temperatures ?) –ASPIC: gain, noise, linearity CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012

A few proposals -Electronic calibration : injecting a known signal at the entrance of the ASPIC ( diagnostic and monitoring of aging / change / ASPIC & CCD amplifier behavior ) -Transparent mode in ASPIC : direct access to CCD output / issue with CCD base line, CCD signal rise … -Clamp continuously a sub-set of ASPIC channels : deactivate a channel, change the Xtalk profile. -CABAC MUX / access to clocks for clock fine tuning and diagnostic : comparison to expectation / simulation. -And also, not further here as it doesn’t request other change than putting temperature probe in as many component as possible : Using temperature to diagnose components CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012

Electronic calibration : injecting a known signal at the entrance of the ASPIC ( diagnostic and monitoring of aging / change ) CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012

Electronic Calibration Reset Calibration pulse RD Reset CCD out Ramp Down Ramp up XXX CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012

Reset Drain 3.3 v negative pulse AC connected to RD. Voltage divider made with coupling capacitor and RD decoupling capa. CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012

CABAC Possible implementation 8 bit DAC Pulser CCD trig To aspic Reset RD calib pulse CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012

RD calibration pulse : What next -e2v engineer contacted acknowledged this proposal, and underlined than : -They have used such routinely “RD pulse” to study the response of their CCD amps and readout chain -Combined with simultaneous action on I04, contribution of the second stage amplifier can be changed. -They have usually used pulse of -1 V (from nominal) on RD -The implementation of this function is foreseen in CABAC_0

Transparent mode in ASPIC : direct access to CCD output / issue with CCD base line, CCD signal rise, CCD pickup noise… CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012

CCD & Aspic spy CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan In the transparent mode the ASPIC, will not do a DSI, it will just provide an amplified differential output of the CCD signal for its 8 channels -This transparent mode can be extremely useful to debug a raft/CCD in a “test” cryostat -The BE for such “test” cryostat could be outside the cryostat, allowing a direct access to the FE signals using a scope, including the CCD output through this ASPIC transparent mode. -When the BE is inside the cryostat, we could use a mux to select one of the 8 channels and send it to a fast ADC to record the CCD output shape. -Different Mux configurations are possible and should be discussed : -A mux could be implemented inside the ASPIC, the output of this mux could then be send directly to a fast ADC on the BE, or multiplexed a second time on the FE using the CABAC mux and then send to a fast ADC on the BE. Remark : we may need also a mux on the BE in this case to direct the output of the CABAC mux to a specific fast ADC. This solution has a few draw backs : -Risk of interference inside the ASPIC -Complex chain of Mux ( up to 3 ) to configure -The mux could be implemented on the BE itself, sending 1 of the 24 ASPIC signal to one fast ADC on this board.  The decision to implement or not a mux in the ASPIC should be sold-out by March.

Aspic CCD & Aspic spy CCD Aspic Transparent mode Multiplexer BEB Fast ADC To readout Analog out CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012 Channel n°

CABAC MUX / access to clocks for clock fine tuning and diagnostic : comparison to expectation / simulation. CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012

CABAC Mux CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan The CABAC mux is mandatory to give access with a limited number of wires to all the clocks and bias delivered to the CCD inside the cryostat by the FE. - When the raft is in a “test” cryostat, and if the BE for such “test” is outside the cryostat, a direct access of the Mux outputs could be performed with a scope, allowing a fine tuning of the timing as the mux can select any pair of 2 clocks. -When the BE is inside the cryostat / the raft in the main camera, we could send the outputs of the CABAC Mux to a fast ADC to record the clocks shape. -The visible X-talk on the various clocks can teach a lot on the system interferences, and its access is mandatory to study & debug such high density system, (see PAN- STARRS experience … ) -Having access at the same time to the Clocks and the output of the CCD through the ASPIC transparent mode, should allow us to perform all the meaningful debugging on the CCD clock setup and behavior. This will allow LSST to perform the CCD debugging in the same complete way than when the Clock & readout electronic is outside the cryostat. -Remark : to be able to distinguish between CABAC problem and problem with the voltage delivered to the FE, an acquisition of the voltages delivered by the BE should be implemented at BE/RCM level.

CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012 SCC : Preliminary results 3 C = 20nf (*4) Rise : 5.4µsfall : 4.7µs A : 10VF = 12.5kHz I = 148mA Ripple : ~1.5Vcc

You have measurement … you need a prediction … CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012 CABAC SCC Current Voltage

…and even compare # setup … CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012 CABAC SCC

ASPIC clamp pattern :  Deactivate a set of channels, change the Xtalk profile. CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012

ASPIC : Clamp Pattern CCD & CCD readout : Diagnositc, BNL – Elec Raft review – Jan 2012 Function : Through the serial link, mask from 0 to 8 ASPIC channels by keeping their input clamp active all the time, independently of the clamp signal. Goals : -Deactivate a set of channels to change the Xtalk patern -Deactivate a “bad” channel, to reduce Xtalk impact, remark : -Current flow through the ASPIC, could still generate Xtalk in this case, the implementation of a switch ( inside the ASPIC ?) to fully deactivate a channel could be a better choice. Implementation in the ASPIC : - Implementation foreseen in ASPIC III

End of Presentation