Integrating High-Speed ADCs in the SRS System for Scintillating Detectors in PW- laser Driven Physics Experiments Sorin Martoiu (IFIN-HH, Bucharest)

Slides:



Advertisements
Similar presentations
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Advertisements

26-Sep-11 1 New xTCA Developments at SLAC CERN xTCA for Physics Interest Group Sept 26, 2011 Ray Larsen SLAC National Accelerator Laboratory New xTCA Developments.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Analog Devices FMCOMMS1-EBZ WINLAB – Rutgers University Date : April 22, 2013 Authors : Prasanthi Maddala,
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.
E.g. an IceCube Surfave Veto Array TAXI. Transportable Array for eXtremely large area Instrumentation studies Timo Karg, Rolf Nahnhauer DESY IceCube Collaboration.
Coupling an array of Neutron detectors with AGATA The phases of AGATA The AGATA GTS and data acquisition.
Wojtek Skulski CERN Oberon Day March /2004 Experiment control and data acquisition using BlackBox Component Builder Wojtek Skulski Department of Physics.
June/5/20081 Electronics development for fast-timing PET detectors: The multi-threshold discriminator Time of Flight PET system Contents 1. Introduction.
Laser to RF synchronisation A.Winter, Aachen University and DESY Miniworkshop on XFEL Short Bunch Measurement and Timing.
S. Zuberi, University of Rochester Digital Signal Processing of Scintillator Pulses Saba Zuberi, Wojtek Skulski, Frank Wolfs University of Rochester.
Signal Processing for Aperture Arrays. AAVS1 256 antenna elements distributed over –4 stations –64 elements each.
Multichannel Analyzers A multichannel pulse-height analyzer (MCA) consists of an ADC, a histogramming memory, and a visual display of the histogram recorded.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Texas Instrument High Speed ADCs presentation summary SALVATORE DANZECA.
Fast Waveform Digitizing in Radiation Detection using Switched Capacitor Arrays Stefan Ritt Paul Scherrer Institute, Switzerland.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.
SRS Readout System for VMM2 Sorin Martoiu, IFIN-HH (RO)
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Micro-Research Finland Oy MRF Timing System Jukka Pietarinen Timing Workshop CERN February 2008.
S-2S memo WC Toshiyuki Gogami 24Apr2015.
Front End DAQ for TREND. 2 Introduction: analog part 2015, feb 10 th.
Parallel Data Acquisition Systems for a Compton Camera
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
KHz-SLR PC Board Eastbourne, October 2005 for kHz SLR Complete PC Board.
DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.
Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
1 Linac/400 MeV BPM System Plans and Status Nathan Eddy PIP Meeting 9/7/11.
Sebastian Schopferer University of Freiburg IEEE RT 2010, Lisboa Development and Performance Verification of the GANDALF High-Resolution Transient Recorder.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Digital CFEB (an Update) B. Bylsma, EMU at CMS Week, March 16, Ben Bylsma The Ohio State University.
Transfering Trigger Data to USA15 V. Polychonakos, BNL.
Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.
SRS Trigger Processor Option Status and Plans Sorin Martoiu (IFIN-HH)
On-line Sorting Technologies for CCA Treated Wood Sarasota Team Meeting June 5, 2001.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
BPM stripline acquisition in CLEX Sébastien Vilalte.
A Multi-Threshold Method for TOF-PET Signal Processing Heejong Kim 1, Chien-Min Kao 1, Qingguo Xie 1, Chin-Tu Chen 1, Octavia Biris 2, Jialin Lin 2, Fukun.
Mitglied der Helmholtz-Gemeinschaft Hardware characterization of ADC based DAQ-System for PANDA STT A. Erven, L. Jokhovets, P.Kulessa, H.Ohm,
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
 13 Readout Electronics A First Look 28-Jan-2004.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Digital Acquisition: State of the Art and future prospects
"North American" Electronics
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
ETD meeting Electronic design for the barrel : Front end chip and TDC
KRB proposal (Read Board of Kyiv group)
Update of time measurement results with the USB WaveCatcher board & Electronics for the DIRC-like TOF prototype at SLAC D.Breton , L.Burmistov,
Signal Processing for Aperture Arrays
New 500 MSa/s 12 bit FADC in VME Sangyeol Kim Notice Co., Ltd.
PADME L0 Trigger Processor
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
A First Look J. Pilcher 12-Mar-2004
Front-end electronic system for large area photomultipliers readout
Presented at 2016 IEEE Nuclear Science Symposium - N28-32
FPGA Based Trigger System for the Klystron Department
Presentation transcript:

Integrating High-Speed ADCs in the SRS System for Scintillating Detectors in PW- laser Driven Physics Experiments Sorin Martoiu (IFIN-HH, Bucharest)

ELI-NP and CETAL High-Power Laser System High-Brilliance Gamma Beam Nuclear Physics with High-Power Lasers Nuclear Physics and Applications with high-brilliance gamma-beams Fundamental Physics with combined laser and gamma beams

Requirements Detector typeFront-end Data size MB/pulse/d etector Number of detector s Laser Rep. Rate Throughp ut (MB/s) Trigger Trigger jitter 1) gated CCD 4 Mpixels USB8< Hz< 400 External, synchronized with laser pulse 0.1 ns 2) LaBr3 with PMT Digitizer w/o PSA: >400 MS/s, 14 bits (trace of few ms) Hz< 100 External, synchronized with laser pulse 0.1 ns Digitizer with PSA: >400 MS/s, 14 bits (gamma time and energy in- between laser pulses) n/a10n/a< 0.4 Internal: threshold on amplitude, OR External: from a CFD 3) plastic scintillator with PMT Digitizer w/o PSA: >1 GS/s, 12 bits (trace of few μs) Hz< 0.1 External, synchronized with laser pulse 0.1 ns 4) Ge or LaBr 3 detectors for Decay Station Digitizer with PSA: 100 MS/s, 14 bits n/a8 < 0.1 Internal: threshold on amplitude, OR External from a CFD TDCs (for fast-timing experiments) See requirements from gamma spectrometry with gamma-beam

400 MSPS ADC Mezzanine 10 x analog signal processors  Differentiale/single-ended input  Variable attenuation, equalization,… 10x 14 bit 400MSPS ADC  ADS5474 (Texas Instruments) ATCA-SRS

400 MSPS ADC Mezzanine Bandwidth Adapter circuit –Implementation with low-end FPGA –Input: Mbps (LVDS) –Output: Mbps (800 MHz DDR ; LVDS)

1GSPS ADC Mezzanine 4 High-Speed Dual 12-bit ADC  ADC12D500RF (TI) – 500MSPS dual / 1000MSPS interleaved (1ch)  ADC12D800RF (TI) – 800MSPS dual / 1600MSPS interleaved (1ch)  ADC12D1000RF (TI) – 1000MSPS dual / 2000MSPS interleaved (1ch)

250MSPS ADC Mezzanine 4(5) duap ADC circuits, up to 250 MSPS  ADS42LB49 – 14 bit (Texas Instruments)  ADS42LB69 – 16 bit (Texas Instruments)

USB Mezzanine for CCD interface Event Build ADCs,…

Project Status Feasibility study completed Next steps  Prototype production  Functional and performance tests  Possibility to implement first laser driven experimental setup at CETAL, Bucharest Other applications of high-speed ADC in RD51?