Interconnect Complexity-Aware FPGA Placement Using Rent’s Rule G. Parthasarathy Malgorzata Marek-Sadowska Arindam Mukherjee Amit Singh University of California,

Slides:



Advertisements
Similar presentations
BSPlace: A BLE Swapping technique for placement Minsik Hong George Hwang Hemayamini Kurra Minjun Seo 1.
Advertisements

Clustering of Large Designs for Channel-Width Constrained FPGAs Marvin TomGuy Lemieux University of British Columbia Department of Electrical and Computer.
Balancing Interconnect and Computation in a Reconfigurable Array Dr. André DeHon BRASS Project University of California at Berkeley Why you don’t really.
Yan Lin, Fei Li and Lei He EE Department, UCLA
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day8: October 18, 2000 Computing Elements 1: LUTs.
On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer.
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer.
CS294-6 Reconfigurable Computing Day 2 August 27, 1998 FPGA Introduction.
CS294-6 Reconfigurable Computing Day 14 October 7/8, 1998 Computing with Lookup Tables.
The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays Steven J.
HARP: Hard-Wired Routing Pattern FPGAs Cristinel Ababei , Satish Sivaswamy ,Gang Wang , Kia Bazargan , Ryan Kastner , Eli Bozorgzadeh   ECE Dept.
ECE 506 Reconfigurable Computing Lecture 7 FPGA Placement.
ECE 506 Reconfigurable Computing Lecture 8 FPGA Placement.
Yehdhih Ould Mohammed Moctar1 Nithin George2 Hadi Parandeh-Afshar2
MASSOUD PEDRAM UNIVERSITY OF SOUTHERN CALIFORNIA Interconnect Length Estimation in VLSI Designs: A Retrospective.
An automatic tool flow for the combined implementation of multi-mode circuits Brahim Al Farisi, Karel Bruneel, João Cardoso, Dirk Stroobandt.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 15: February 12, 2003 Interconnect 5: Meshes.
ESE Spring DeHon 1 ESE534: Computer Organization Day 19: April 7, 2014 Interconnect 5: Meshes.
Global Routing.
FPGA Switch Block Design Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
CAD for Physical Design of VLSI Circuits
Scalable and Deterministic Timing-Driven Parallel Placement for FPGAs Supervisor: Dr. Guy Lemieux October 20, 2011 Chris Wang.
LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.
Un/DoPack: Re-Clustering of Large System-on-Chip Designs with Interconnect Variation for Low-Cost FPGAs Marvin Tom* Xilinx Inc.
Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.
Channel Width Reduction Techniques for System-on-Chip Circuits in Field-Programmable Gate Arrays Marvin Tom University of British Columbia Department of.
1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.
CBSSS 2002: DeHon Costs André DeHon Wednesday, June 19, 2002.
Julien Lamoureux and Steven J.E Wilton ICCAD
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Design Space Exploration for Application Specific FPGAs in System-on-a-Chip Designs Mark Hammerquist, Roman Lysecky Department of Electrical and Computer.
Impact of Interconnect Architecture on VPSAs (Via-Programmed Structured ASICs) Usman Ahmed Guy Lemieux Steve Wilton System-on-Chip Lab University of British.
FPGA Global Routing Architecture Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
Georgia Institute of Technology, Microelectronics Research Center Prediction of Interconnect Fan-out Distribution Using Rent’s Rule Payman Zarkesh-Ha,
Congestion Estimation and Localization in FPGAs: A Visual Tool for Interconnect Prediction David Yeager Darius Chiu Guy Lemieux The University of British.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
Topics Architecture of FPGA: Logic elements. Interconnect. Pins.
International Workshop on System-Level Interconnection Prediction, Sonoma County, CA March 2001ER UCLA UCLA 1 Wirelength Estimation based on Rent Exponents.
Timing-Driven Routing for FPGAs Based on Lagrangian Relaxation
QUIZ 1. Question 1) According to the study on “Simultaneous Timing Driven Clustering and Placement for FPGAs”, what is a fragment level move and which.
1 Carnegie Mellon University Center for Silicon System Implementation An Architectural Exploration of Via Patterned Gate Arrays Chetan Patel, Anthony Cozzie,
"Fast estimation of the partitioning Rent characteristic" Fast estimation of the partitioning Rent characteristic using a recursive partitioning model.
FPGA CAD 10-MAR-2003.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction Rent’s Rule and Wire Length.
1 Field-programmable Gate Array Architectures and Algorithms Optimized for Implementing Datapath Circuits Andy Gean Ye University of Toronto.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A New Design Methodology Based on System-Level Interconnect Prediction.
1 WireMap FPGA Technology Mapping for Improved Routability Stephen Jang, Xilinx Inc. Billy Chan, Xilinx Inc. Kevin Chung, Xilinx Inc. Alan Mishchenko,
© PSU Variation Aware Placement in FPGAs Suresh Srinivasan and Vijaykrishnan Narayanan Pennsylvania State University, University Park.
Architecture and algorithm for synthesizable embedded programmable logic core Noha Kafafi, Kimberly Bozman, Steven J. E. Wilton 2003 Field programmable.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 11: January 31, 2005 Compute 1: LUTs.
Congestion-Driven Re-Clustering for Low-cost FPGAs MASc Examination Darius Chiu Supervisor: Dr. Guy Lemieux University of British Columbia Department of.
Interconnect Characteristics of 2.5-D System Integration Scheme Yangdong (Steven) Deng & Wojciech P. Maly
ESE Spring DeHon 1 ESE534: Computer Organization Day 18: March 26, 2012 Interconnect 5: Meshes (and MoT)
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Dirk Stroobandt Ghent University Electronics and Information Systems Department Multi-terminal Nets do Change Conventional Wire Length Distribution Models.
CALTECH CS137 Winter DeHon 1 CS137: Electronic Design Automation Day 8: January 27, 2006 Cellular Placement.
Prediction of Interconnect Net-Degree Distribution Based on Rent’s Rule Tao Wan and Malgorzata Chrzanowska- Jeske Department of Electrical and Computer.
1 Architecture of Datapath- oriented Coarse-grain Logic and Routing for FPGAs Andy Ye, Jonathan Rose, David Lewis Department of Electrical and Computer.
Slide 1 SLIP 2004 Payman Zarkesh-Ha, Ken Doniger, William Loh, and Peter Bendix LSI Logic Corporation Interconnect Modeling Group February 14, 2004 Prediction.
Placement study at ESA Filomena Decuzzi David Merodio Codinachs
ESE534: Computer Organization
Defect Tolerance for Nanocomputer Architecture
Crosstalk Noise in FPGAs
Off-path Leakage Power Aware Routing for SRAM-based FPGAs
A New Hybrid FPGA with Nanoscale Clusters and CMOS Routing Reza M. P
CS184a: Computer Architecture (Structure and Organization)
Presentation transcript:

Interconnect Complexity-Aware FPGA Placement Using Rent’s Rule G. Parthasarathy Malgorzata Marek-Sadowska Arindam Mukherjee Amit Singh University of California, Santa Barbara

2 9/7/00 Outline u Motivation u Rent’s Parameter u Analysis u New Placement Algorithm u Results u Conclusions u Future Work

3 9/7/00 Motivation u 80-90% of die area = interconnects s increased programmability u routing resource utilization (RRU) is low s 100% logic utilization u unused LUTs -> better RRU u maybe at the cost of increased area? s Maybe not! u interconnect complexity guided placement - Rent’s parameter

4 9/7/00 Rent’s Parameter u Common measure for Interconnect Complexity N io = K N g P N io – Number of IO pins/terminals external to the logic partition K - Average number of interconnections per LUT N g – Number of LUTs in a logic partition p – Rent’s parameter after E.F.Rent E.F.Rent,1960 Landman, Russo, 1971

5 9/7/00 Local Rent’s parameter P l d u Complexity Varies across design. u Solution – Use local interconnect complexity measure based in interconnect length distributions. (Van Marck et al.,95) u Reduces to Landman’s Rent’s exponent for uniform design at the top level

6 9/7/00 Rent’s Parameter Van Marck, Stroobandt, Campenhout, 1995  p :  (log N i ) /  (log L i ) p – Rent’s parameter L i - length of a net N i - number of nets of length L i

7 9/7/00 Rent’s Parameter log N i log L i pldpld pldpld VPR pldpld MVPR

8 9/7/00 Analysis u Consists of LUTs, connection boxes and switch-boxes u Regular 2-D mesh array of unit tiles FPGA Architecture

9 9/7/00 FPGA Fabric Min-Size-Up u Definitions s Pa – Rent’s parameter for Architecture s Pd – Rent’s parameter for Design u Case 1: Pd <= Pa s Design routable. Try to get best placement. u Case 2: Pd > Pa s Design Un-routable. Need more resources. s Solution – Increase FPGA fabric size by scaling factor C Pd PaPd g Pa g Pd g NC ) K(C.NK N N io   

10 9/7/00 New Placement Algorithm u Simulated Annealing - VPR u scale-up fabric by C u modify VPR’s existing Cost Function u | p l d - p l a | used as scaling factor for bounding-box based cost function u uniform distribution of interconnect complexity    n net q(i) Function Crossing Track Bi)ox_length(Bounding_b plapla pldpld 1i (1+ )

11 9/7/00 Place-and-Route CAD Flow u Generate Benchmarks s Known Pd s Uniform Distribution u Map to Net-list u Place-and-route s VPR s MVPR u Compare pldpld plapla > ? scale-up fabric by C yes no use MVPR placed and routed design

12 9/7/00 Results - Benchmarks gnl generated ckts random ckts - ISCAS benchmarks p1dp1d p2dp2d p3dp3d p4dp4d p5dp5d p6dp6d p 1 d = p 2 d = p 3 d = p 4 d = p 5 d = p 6 d

13 9/7/00 Rent’s Parameter for Architecture1 u Segmentation = 1, channel width = 7, Pa = 0.62 Results

14 9/7/00 Rent’s parameter for Architecture2 u Segmentation = 2, channel width = 7, Pa = 0.64

15 9/7/00 Routing Utilization for seg = 1 u MVPR produces better routing utilization: s 15-25% better

16 9/7/00 Routing Utilization for seg = 1:2 u MVPR produces better routing utilization: s 10-15% better

17 9/7/00 Routing Utilization for seg = 2 u MVPR produces only minimally better routing utilization: s 1-5% better

18 9/7/00 Routing Overhead Results (MVPR vs VPR) seg = 1 u results follow trend for changes in architecture

19 9/7/00 CLB Area Utilization (MVPR v/s VPR) seg = 1 u results follow trend for changes in architecture u logic area utilization falls with increasing Pd

20 9/7/00 MVPR over VPR for gnl generated ckts  25% higher RRU  10-15% lower Area

21 9/7/00 Minimum Tracks Required on ISCAS Ckts

22 9/7/00 MVPR over VPR for ISCAS ckts  same track utilization  5% lower average wire length  2-5% higher RRU  10-15% higher Area

23 9/7/00 Conclusions u Pluses s New Cost Function s Minimum size fabric derived for Pd > Pa s Min-Area Max-RRU u Minuses s Errors in the estimation of Pd and Pa t second-order effects s Non-uniform interconnect complexities

24 9/7/00 Future Work u Modifying MVPR s non-uniform interconnect complexity u timing/power-dissipation and complexity-aware FPGA placement u correlating track segmentation with accurate estimation of Rent’s parameter