Overview of T1 detector T1 is composed by 2 arms

Slides:



Advertisements
Similar presentations
1 Designing for DVI General Applications Considerations.
Advertisements

F. Formenti - ALICE forum 16/03/ Contacted some teams for system GND discussions: cases analyzed are presented here Planned to continue with others.
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
Saverio MINUTOLITIG meeting, 10 February Report on T1 installation activities and achievements made during this shutdown.
Saverio MINUTOLITOTEM T1 Readiness Review, 30 November Readiness Report on T1 Electrical Systems and Electronics.
Chamber PCB s, FEB s, Cooling, HV/LV Distribution 1)PCB designs-track widths, track to track distances … 2) Double sided and Multi layer, modular approach.
Infrastructure for LHCb Upgrade workshop – MUON detector Infrastructure for LHCB Upgrade workshop: MUON power, electronics, cable Muon upgrade in a nutshell.
Low Voltage Power Requirement of TOF FEEs. Maximum tray. Low Noise:  Periodic and Random Distortion (PARD) < few mV RMS Floating.
PROFIBUS wiring/installation can be done with:
18-Jan-021W. Karpinski System Test Design verification of petals and interconnect boards and control links without detectors a)mechanics b)electrical.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
1 E906 Pre-Amplifier Card 2009/10/07. 2 E906 Wire Chambers Station1 MWPC: –build a new E906 MWPC. –4500 channels in total. Station2 DC: –recycle old E866.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
1 5 December 2012 Laurent Roy Infrastructure / Electronics Upgrade -Cabling (long distance) -Rack and Crate (space, electrical distribution, cooling) -Detector.
Gif++ CR tracker setup G. Aielli for the RPC collaboration.
S. Lusin, T1 ESR, CERN 17 Sep 101 Totem T1 ESR 17 Sep 10 S. Lusin Observations from Electrical Inspection of T1.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
25/05/2010 RD51 Collaboration Meeting Cisbani-Musico-Minutoli / Status JLab Electronics 1 Status of the APV25 electronics for the GEM tracker at JLab Evaristo.
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
Saverio MINUTOLITOTEM Trigger Meeting 12 January ~6k wires VFAT2 CSC T1 ARM 1 8 x ~6k wires VFAT2 CSC T1 ARM 1 8 x2 1 x2x15 30 T1 TRG_TOTFED.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.
W. Karpinski, Nov CMS Electronics week CMS Microstrip Tracker grounding & shielding of the CMS Tracker R. Hammarstrom (CERN EP/CMT) & W. Karpinski.
T1 hardware Detector Control System, OK several automates have been added, LV and HV sequences. FSM manages transition between Busy, ON and OFF states.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
09/10/2010 RD51 Collaboration Meeting Cisbani-Musico-Minutoli / Status JLab Electronics 1 Status of the APV25 electronics for the GEM tracker at JLab Evaristo.
Saverio MINUTOLIElectronics WG - 09 June AFEC cross-talk Plots illustrating Cross-talk effect AFEC pcb investigation.
Infrastructure for LHCb Upgrade workshop – MUON detector Infrastructure for LHCB Upgrade workshop: MUON power, electronics Muon upgrade in a nutshell LV.
Total Cross Section, Elastic Scattering and Diffraction Dissociation at the LHC W.Snoeys – MIC group Collaboration meeting 25/2/2004 TOTEM ELECTRONICS.
Walter Snoeys – CERN – PH – ESE – ME –TOTEM October 2009 TOTEM Electronics Status.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March TOTEM System in H8 - Overview, Block Diagram and Main Characteristics Applications -
Saverio MINUTOLITOTEM Electronics W.G., 9 December T1 electronics status.
1 (Gerard Visser – STAR Integration Meeting 5/16/2008) STAR Forward GEM Tracker Readout/DAQ Integration G. Visser Indiana University Cyclotron Facility.
Juan Valls - LECC03 Amsterdam 1 Recent System Test Results from the CMS TOB Detector  Introduction  ROD System Test Setup  ROD Electrical and Optical.
DCS workshop,march 10th P.Saturnini, F. Jouve Slow control trigger of the muon arm Muon trigger of the muon arm Low voltage VME Crate External parameters.
E Ethernet C CAN bus P Profibus HV HV cables LV LV cables (+busbar) S Serial (RS232) Signal cable Other/Unknown Liquid or Gas Cable and/or Bus PCI-XYZ.
TRIPLEGEM and VFATs at The Test Beam Area TRIPLEGEM and VFATs at The Test Beam Area N. Turini……reporter Eraldo Oliveri! Eraldo Oliveri main worker! N.
Walter Snoeys – CERN – PH – ESE – ME –TOTEM June 2008 Electronics WG Report TOTEM Electronics’ Status.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
LECTURE 11 NET301 11/16/2015Lect IEEE LAN STANDARDS Ethernet LAN (by Xerox): Topology: Bus Transmission Media: Thick Coaxial Cable. Signal: Digital.
The Totem trigger architecture The LONEG firmware archtecture
Markus Friedl (HEPHY Vienna)
Calorimeter Mu2e Development electronics Front-end Review
Preliminary thoughts on SVT services
Production Firmware - status Components TOTFED - status
Readout System of the CMS Pixel Detector
Iwaki System Readout Board User’s Guide
T1 Electronic status Conclusions Electronics Cards:
Meeting on Services and Power Supplies
PMT cabling Gian Luca Raselli INFN Pavia
DT & RPC Grounding STATUS
First of all we will remind some numbers:
The digital read-out for the CSC system of the TOTEM experiment at LHC
The electronics system of the TOTEM T1 telescope
The digital read-out for the CSC system of the experiment TOTEM at LHC
HCAL HV splice box.
The digital read-out for the CSC system of the TOTEM experiment at LHC
UXC55 ME Muon Endcap On Detector Layout
RPC Electronics Overall system diagram Current status At detector
Pierluigi Paolucci & Giovanni Polese
FED Design and EMU-to-DAQ Test
Presentation transcript:

Overview of T1 detector T1 is composed by 2 arms Each arm is composed by 5 planes Each plane is composed by 6 CSC trapezoidal chambers Each chamber is composed by 1 anode and 2 cathode planes For mechanical reasons, each arm is divided into two halves : each halve is considered independent to the other also from electrical/logical point of view In total, each halve include 15 chambers 28 November 2018 Saverio MINUTOLI

T1 functional electronics system architecture On Detector region Local Detector region Counting Room region TOTFED TOTFED LVDS CMOS TDAV MUX GOHs Trigger Info OPTORx Trigger bits CSC Detectors AFECs CFECs Readout Path S-bit DataOut Clk40 FastCmd I2C LVDS CMOS DDAV MUX GOH OPTORx Data bits VFAT OPTORx TTCRx Data to DAQ (S-Link; VME; or USB) ROC SPY Mezz VFAT TrgMez DOHM FEC CCUM Control Path DOHs mFEC CLK40 Tree QPLL TokenRing VFAT PLL25 40÷100 cm TTC DCU CMOS LVDS T1 Tree TTCRx TOTEM Slow Control 4 x 15 Det 4 x 15 AFEC + 4 x 39 CFEC 4 x 9 ROC 4 x 1 DOHM 2T + 2D + 4mFEC = 4 x T1 ¼ 28 November 2018 Saverio MINUTOLI

On and Local detector region electronic boards DOHM-CCU SLOW CONTROL RING CSC Plane_n+1 3 x CFEC = 2 x 192chs AFEC 220chs 50cm CSC Plane_n 28 November 2018 Saverio MINUTOLI

T1 electronic boards placement. 6th frame = CSC ROCs 45 = ROC C A 5 T ROCs 23 C 4 A ROCs 01 = DOHM C A 5 C 3 T C M = CFEC 4 C A 2 T C DOHM 3 C A A 1 M = AFEC 5 2 C A 4 M C C 1 A B 3 C A C 2 A A A B C 1 A B C = IP5 A A 28 November 2018 Saverio MINUTOLI

DCS T1 H.V. architecture (1) - Far Near + SCADA OPC Server 4 x A1550P HV modules R.M.= 52 pin Radiall Connector ¼ T1 ¼ T1 - Distribution box on 6° frame Distribution box on 6° frame R.M. R.M. SHV SHV Far Near R.M. SHV SHV R.M. Distribution box on 6° frame Distribution box on 6° frame A1550P 24 Chs 5 kV/1mA + ¼ T1 ¼ T1 28 November 2018 Saverio MINUTOLI

T1 H.V. architecture (2) Located in Counting Room, each ¼ T1 has available one A1550P board with 24 HV common floating signal return channels. Locally in the Counting Room, the common Signal Return and the HV cable Shield can be connected in different ways, together or to the SY1527 Mainframe ground (AGND). A 100m long multiwire HV cable, connect each A1550P module to the ¼ T1 platform, where a short 4.5m cable, branchs the HV sources to the 6th frame. On the T1 6th frame a distribution box is located, here only 15 out of 24 HV chs are connected to the chambers via SHV connectors. The shield of each SHV connector is connected to the external copper layers of the chambers, that are isolated from the structure. The external layers of the chamber represent the Signal Return connection. The main HV cable has the shield connection available on two pins of the Radiall multipin connector, but instead it is isolated from the connector metallic shell. This in order to avoid unforeseen contacts between the shield and the metallic structure of the environment. The cable shield is available on a fast-on connector . 28 November 2018 Saverio MINUTOLI

X T1 HV system cabling, Control Room side. HV Main Frame T1 HV cards (#4) Ground jumpers A1550P A1550P A1550P A1550P T2 HV cards RP HV cards C.R. Main power Gnd SR Board chassis ShG 220Vac {AGND} 4 x HV shielded multiwire cable (100m) + 4 Common Ground Return 24 HV sources 2 Interlock wires 2 Shield wires No ShG on the shell HV 3.6kV X - SR T1 HV system cabling, Control Room side. R C = AGND Option ShG 24 common ground floating sources 5kV/1mA. ShG = HV cable Shield. SR = HV Signal Return. to the Cavern 28 November 2018 Saverio MINUTOLI

= Reference Ground (RG) T1 Platform From C.R. No ShG on the shell 4 Gnd Rtn 24 HVs 2 Interlocks 2 Shields HV cable T1 6th frame HV cable, 4.5m Interlock Switches 1 8 SHVs No ShG on the shell 9 15 Chs 16  24 available HV cable 1.5m ShG 16 24 HV Chs 1  15 CSC#1 CSC#15 T1 HV system cabling, Cavern side. = Reference Ground (RG) = Signal Return (SR) 28 November 2018 Saverio MINUTOLI

T1 L.V. architecture (1) - Far Near + Control Room -N -F +N +F -n -f MARATON Primary Rectifier -N -F +N +F MARATON Remote Controller -n -f +n +f 2 x 4 ; 36 wires shielded cables, to MARATON Power Box ¼ T1 ¼ T1 - MARATON Power Box Distribution Box 6° frame Distribution Box 6° frame MARATON Power Box Far Near On platform On platform MARATON Power Box MARATON Power Box Distribution Box 6° frame + Distribution Box 6° frame ¼ T1 ¼ T1 28 November 2018 Saverio MINUTOLI

T1 L.V. architecture (2) Located on its platform, each ¼ T1 has available a Wiener MARATON 12 LV floating channels system. Only 7 out of 12 chs are used and cabled with independent shielded cables (2 x 16mm2 each) up to the T1 6th frame. These 7 cables together with LV sensing, DCS, HV and optic fiber cables, are routed inside a cable tray groove made on the CMS endcap disk. The 7 LV chs are connected on the T1 6th frame as follow: three main branches with 2 voltages (2V5: analog and digital) each, devoted to supply LV power to the three set of ROCs (top + middle + bottom {same plane}). One branch with 2V5 digital voltage, devoted to supply LV power to the slow control ring Digital Optic Hybrid Module (DOHM). The LV distribution internally to the ¼ T1, is done with independent shielded cables (2 x 1.5mm2). The cables powering the same set of ROCs (top + middle + bottom) have the same length, while the LV sense wires are connected only on the ROC located in TOP position of the set. All the LV cables have the shield connected to a fast-on connector . Each ROC supply LV power (2V5: analog and digital) to the AFEC and CFEC cards where the VFAT hybrids are hosted. Depending the dimensions of the chambers managed, each ROC supply LV power up to 2 AFECs and 4  6 CFECs. These connections are performed with 50 wires flat cable. LVDS signals from the F.E. use the same cable. 28 November 2018 Saverio MINUTOLI

¼ T1 L.V. architecture (3), ROCs cabling. From MARATON Power Box on the platform 7 x (2 x 16mm2) shielded cables L.V. Distribution box on ¼ T1 6th frame Ch-U9 Ch-U8 2V5D Ch-U6 Sense DOHM I tot: U6 0.5A@2V5D 2V5D 2V5A Ch-U5 Ch-U4 Sense ROCs 23 TOP MIDDLE BOTTOM I tot: U5 10A@2V5D U4 5A@2V5A Ch-U1 Ch-U0 2V5D 2V5A 2V5D 2V5A Sense Sense Shielded Cables Shielded Cables Shielded Cables TOP MIDDLE BOTTOM TOP MIDDLE BOTTOM To AFEC-CFEC To AFEC-CFEC To AFEC-CFEC ROCs 01 ROCs 45 I tot: U9 7A@2V5D U8 2A@2V5A I tot: U1 10A@2V5D U0 5A@2V5A 28 November 2018 Saverio MINUTOLI

¼ T1 L.V. architecture (3), ROC positions. 6th frame ROCs 45 = CSC 5 T ROCs 23 4 ROCs 01 = ROC 5 3 T M 4 2 T = DOHM DOHM 3 1 M 5 2 4 M 1 B 3 2 B 1 = IP5 B 28 November 2018 Saverio MINUTOLI

Slow Control Ring (SCR) cabling 6th frame ROCs 45 = CSC 5 0x7E ROCs 23 4 ROCs 01 = ROC 5 3 0x77 0x7D 4 2 0x78 = DOHM DOHM 3 1 0x76 5 2 = SCR cable 4 0x79 1 0x7C 3 2 0x7B 1 = IP5 0x7A T1 SCR is based on CMS CCU25 custom device. Each ¼ T1 consists of nine nodes, each node has a CCUMezzanine locally powered by the ROC where it is hosted. The DOHM (optic to electric interface board) is powered using a dedicated LV channel. Each node has its unique address, the LVDS data transmission along the loop is made adopting twisted pairs shielded cable. 28 November 2018 Saverio MINUTOLI