Vs. FLEX 10KA.

Slides:



Advertisements
Similar presentations
Lecture 15 Finite State Machine Implementation
Advertisements

Spartan-3 FPGA HDL Coding Techniques
Altera FLEX 10K technology in Real Time Application.
Characteristics of a Microprocessor. The microprocessor is the defining trait of a computer, so it is important to understand the characteristics used.
Reconfigurable Computing - Clocks John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on Cockburn Sound, Western Australia.
® Gate Array XC5200 Family A Low-cost Gate Array Alternative.
Institute of Digital and Computer Systems 1 Fabio Garzia / Finding Peak Performance in a Process23/06/2015 Chapter 5 Finding Peak Performance in a Process.
1 Lecture 16B Memories. 2 Memories in General RAM - the predominant memory ROM (or equivalent) needed to boot ROM is in same class as Programmable Logic.
Comparing Computing Machines Dr. André DeHon UC Berkeley November 3, 1998.
Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.
Solid-State Drive Ding Ruogu Kong Liang. A solid-state drive (SSD) is a data storage device that uses solid-state memory to store persistent data.
Control Activity & Industry Services
CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.
Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 7 Programmable.
1 Programmable logic leader covers the playing field for high-performance, low-cost, high-density September 1998 Xilinx set to penetrate new markets with.
DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.
Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.
Steve Poret RCS – ENG 6530 June 10, [1] Measuring the Gap between FPGAs and ASICs  Ian Kuon and Jonathan Rose  The Edward S. Rogers Sr. Department.
® Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
Introduction 1 Introduction. 2 Why Programmable Logic ?  Custom logic without NRE —needed for product differentiation  Fast time to market —shorter.
Spartan Series FPGAs. Introducing the Xilinx Spartan Series  New Xilinx solution for high-volume applications  No compromises Performance, RAM, Cores,
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
XC5200 FPGA Family A low cost FPGA/gate array alternative  Up to 23,000 gates  50MHz system performance  Robust feature set  Unlimited reprogrammability.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
Computer Architecture CST 250 MEMORY ARCHITECTURE Prepared by:Omar Hirzallah.
® Additional Spartan-XL Features. ® Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process.
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
Xilinx Programmable Logic Development Systems Alliance Series version 3.
HardWireTM FpgASIC The Superior ASIC Solution
CoolRunner XPLA3 CPLD Overview - August 2000 File Number Here ®
BR 1/991 Logic Element array PIN Altera IO Element.
® CoolRunner vs. Competition Power and Feature Comparison Cross Reference.
® Xilinx XC9500 CPLDs. ®  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD.
Mid-Term Presentation October 5, Team Members Charlie Mraz EE Team Leader Analog Design PCB Layout Allen Joiner EE Microprocessor Design Power Supply.
Academy High Density FPGAs High Density FPGAs. Academy High Density FPGAs -2 Xilinx High Density FPGA Families n XC4000EX n XC4000XL n XC4000XV n Virtex.
A High-Speed & High-Capacity Single-Chip Copper Crossbar John Damiano, Bruce Duewer, Alan Glaser, Toby Schaffer, John Wilson, and Paul Franzon North Carolina.
EE121 John Wakerly Lecture #15
1 2/1/99 Confidential Selling Xilinx Software vs. Altera Xilinx Academy February 24th, 1999.
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
World’s Best CPLDs For Low Power, Portable & Remote Applications.
® XC9500XL CPLDs Technical Presentation. ® XC9500XL Overview  Superset of XC9500 CPLD  Optimized for 3.3V systems —compatible levels.
XC5200 Series A low cost gate array alternative Gate Array
Selling The Value Of Software
UniBoard: Xilinx or Altera
A High-Speed and High-Capacity Single-Chip Copper Crossbar
Circuits and Interconnects In Aggressively Scaled CMOS
XC9500XV The Industry’s First 2.5V ISP CPLDs
ELEN 468 Advanced Logic Design
FPGA.
XC4000E Series Xilinx XC4000 Series Architecture 8/98
XILINX CPLDs The Total ISP Solution
The architecture of PAL16R8
Xilinx “The Programmable Logic Company”
This is the new logo for the XC4000X family
XC9500XL New 3.3v ISP CPLDs.
Specific Heat.
XC9500XL New 3.3v ISP CPLDs.
XILINX CPLDs The Total ISP Solution
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Interfacing Data Converters with FPGAs
The Xilinx Mission Software Silicon Service
FLASH is the Future for CPLDs
Win with HDL Slide 4 System Level Design
Competitive Power Power Overview Understanding Evaluation Methodology
TECHNICAL PRESENTATION
Xilinx Alliance Series
Presentation transcript:

vs. FLEX 10KA

XC4000X Advancements over Existing Products 50% Less Power Run-time Price Speed Capacity 2x More

Density/Performance Comparison 208 MHz 4000XLA 4000XV I/O Performance 111 MHz Altera 10KA, B, E-1 Here are the members of the 4kX families and their capacity/performance limits. Again note the 500K density and the 200 MHz speeds. 180K 250K 500K System Gates XC4000XV Doubles Density of Altera 10K250

XC4000XLA Doubles System Speeds 208 MHz 133 MHz 111 MHz 96 MHz 4000XL-08 4000XLA-07 4000XLA-07 10K30A,B,E-1 Global Clk Global Clk Fast Clk Fastest Clk Clk-Out 5.6 4.5 3.4 5.3 ns Setup+Hold 4.8 3.0 1.4 3.7 ns System Speed = 1 / (Clk-Out + Setup + Hold)

XC4000X vs Altera 10K Internal Performance 172 MHz 150 MHz 108 MHz 75 MHz 64 MHz 61 MHz XC4000X-07 10KA-1

XL/XLA vs. 10KA Relative Performance XLA-07 is faster than 10KA,B,E-1 in 90% of designs ! XLA-07 As shown above, the 4000XL-08 devices (available NOW) are equivalent to Altera’s 10KA-1 devices (50% designs faster than Altera, 50% slower than Altera). The 4000XLA-07 devices (available in November) will significantly out-perform Altera’s 10KA-1 devices in over 90% of designs!!

XC4000X Reduces Power Consumption by 50% to 70%

XV4000X vs. 10K Power Xilinx’s XLA and XV architectures have significant power consumption advantages over Altera’s 10KA devices. Be aware that Altera continues to compare their newest architectures to Xilinx’s older architectures. Xilinx beats the 10K with our 4000XL. We beat their 10KA with the 4000XLA. We will beat their 10KE with our 4000XV when the 10KE becomes available. XC4000XL=1

Altera 3.3 Volt Die is 44% larger Xilinx XC4062XLA Logic Cells = 5472 Relative Die Size = 1 Altera EPF10K100A Logic Cells = 4992 Relative Die Size = 1.44 Source: Actual die size comparison of optimized .35µ products

Lower Price than Altera at Speed 15-20% faster 4062XLA-07 10K100A-1 25% cheaper 4062XLA-08 10K100A-2 10K100A-3 4062XLA-09 25-30% faster for similar price Relative Speed

XC4000X Competitive Leadership 500K 208 MHz 100% 100% bigger 87% faster 46% less power 250K 111 MHz 54% Rel. Power (Clk-Out + Setup + Hold) Xilinx 4000X-07 Altera FLEX 10K-1