CMOS Analog Design Using All-Region MOSFET Modeling

Slides:



Advertisements
Similar presentations
Figure An amplifier transfer characteristic that is linear except for output saturation.
Advertisements

Transistors (MOSFETs)
Chapter 7 Operational-Amplifier and its Applications
Sample-and-Hold (S/H) Basics
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
©Alex Doboli 2006  Analog to Digital Converters Alex Doboli, Ph.D. Department of Electrical and Computer Engineering State University of New York at.
COMP3221: Microprocessors and Embedded Systems
Analog to Digital Converters (ADC) 2 ©Paul Godin Created April 2008.
10/23/2003ME DAC Lecture1 DAC Sunij Chacko Pierre Emmanuel Deliou Thomas Holst Used with modification.
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
Interfacing Analog and Digital Circuits
NSoC 3DG Paper & Progress Report
Chapter 11 Operational Amplifiers and Applications
Discussion #25 – ADCECEN 3011 Conversion Mosiah 5:2 2 And they all cried with one voice, saying: Yea, we believe all the words which though has spoken.
EET260: A/D and D/A converters
Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
Introduction Pulse modulation consists essentially of sampling analog information signals and then converting those samples into discrete pulses and transporting.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.
Lecture #26 Gate delays, MOS logic
Lecture #24 Gates to circuits
Introduction to Analog-to-Digital Converters
COMP3221: Microprocessors and Embedded Systems Lecture 20: Analog Output Lecturer: Hui Wu Session 2, 2004.
Operational-Amplifier and Data-Converter Circuits
VLSI System Design – ECES 681 Lecture: Interconnect -1 Prashant Bhadri Office: Rhodes Hall - 933C Department of ECECS, College of.
Chapter 1 - Introduction to Electronics Introduction Microelectronics Integrated Circuits (IC) Technology Silicon Chip Microcomputer / Microprocessor Discrete.
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.
Introduction to Op Amps
Chapter 16 CMOS Amplifiers
Digital to Analog Converters
Phase Locked Loops Continued
Sigma Delta A/D Converter SamplerModulator Decimation Filter x(t) x[n]y[n] Analog Digital fsfs fsfs 2 f o 16 bits e[n] Over Sampling Ratio = 2f o is Nyquist.
Integrator Op Amp Amplifier
Metal-Oxide- Semiconductor (MOS) Field-Effect Transistors (MOSFETs)
Introduction to Op Amp Circuits ELEC 121. April 2004ELEC 121 Op Amps2 Basic Op-Amp The op-amp is a differential amplifier with a very high open loop gain.
Analogue Electronics II EMT 212/4
A.1 Large Signal Operation-Transfer Charact.
3. Pulse Modulation Uses the sampling rate PAM PDM, PWM PPM PCM.
FE8113 ”High Speed Data Converters”
University of Tehran 1 Interface Design Transforms Omid Fatemi.
Module 4 Operational Amplifier
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Field Effect Transistors: Operation, Circuit Models, and Applications AC Power CHAPTER 11.
1/25 Noise in Analog CMOS ICs Gábor C. Temes School of Electrical Engineering and Computer Science Oregon State University March 2013.
FE8113 ”High Speed Data Converters”. Part 3: High-Speed ADCs.
ESE 232 Introduction to Electronic Circuits Professor Paul Min (314) Bryan Hall 302A.
FE8113 ”High Speed Data Converters”. Course outline Focus on ADCs. Three main topics:  1: Architectures ”CMOS Integrated Analog-to-Digital and Digital-to-
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14
Alexander-Sadiku Fundamentals of Electric Circuits
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
Digital Integrated Circuits A Design Perspective
Introduction to MicroElectronics
Electronic Noise Noise phenomena Device noise models
Analog to Digital Converters
Solid-State Devices & Circuits
THERMAL NOISE ESTIMATION IN SWITCHED-CAPACITOR CIRCUITS
Figure Analog-to-digital conversion.. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp.
OP-AMPs Op Amp is short for operational amplifier. An operational amplifier is modeled as a voltage controlled voltage source. An operational amplifier.
1 Chapter 8 Operational Amplifier as A Black Box  8.1 General Considerations  8.2 Op-Amp-Based Circuits  8.3 Nonlinear Functions  8.4 Op-Amp Nonidealities.
CMOS 2-Stage OP AMP 설계 DARK HORSE 이 용 원 홍 길 선
CMOS Analog Design Using All-Region MOSFET Modeling 1 Chapter 9 Fundamentals of integrated continuous-time filters.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
Module 2 Operational Amplifier Basics
EE140 Final Project Members: Jason Su Roberto Bandeira Wenpeng Wang.
B.Sc. Thesis by Çağrı Gürleyük
Chapter 3 Sampling.
Analog to Digital Converters
Comparator What is a Comparator?
MCP Electronics Time resolution, costs
Presentation transcript:

CMOS Analog Design Using All-Region MOSFET Modeling Chapter 10 Fundamentals of sampled-data circuits CMOS Analog Design Using All-Region MOSFET Modeling

MOS sample-and-hold circuits Basic MOS sample-and-hold circuit (the circuit implements a track-and-hold function, but we adopt the term sample-and-hold, the most commonly used in the literature) CMOS Analog Design Using All-Region MOSFET Modeling EMICRO II - Bahia

Thermal noise in S/H Equivalent circuit of the S/H with the switch on and vi = 0. Power spectral density of the noise voltage across the capacitor CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling Idealized sampling CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling Aliasing of thermal noise The resistor noise power spectral density is multiplied by 2 fNB/fs: fs 2fNB f The fully aliased thermal noise in the (useful) Nyquist bandwidth -fs/2 < f < fs/2 is Simplified representation of the aliasing of thermal noise due to sampling for the case 2fNB/fs = 6. CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling Thermal vs. quantization noise Number of bits (B) Capacitance (C) 8 3.3 fF 12 0.83 pF 14 13.3 pF 16 213 pF 20 55 nF VFS= 1 V and T=300 K Quantization error of digitized analog waveform. VFS is the full-scale voltage range and Δ is the size of the LSB CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling Switch on-resistance Vin Variation of the on-conductance of the nMOS, pMOS, and CMOS switches with the input voltage. Illustration of the distortion produced by the input-dependent delay of the MOS S/H in the tracking mode CMOS Analog Design Using All-Region MOSFET Modeling

Linearized S/H with output buffer Linearization of the MOS sampling switch Linearized S/H with output buffer Sampling instant variation (a) ordinary S/H; (b) linearized S/H CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling Charge injection by the switch - 1 For For ΔV = 1mV, calculate the maximum clock frequencies for effective channel length of 1 µm, 0.316 µm and 100 nm µ = 500 cm2/V·s Answer: fs : 10 MHz, 100 MHz, and 1 GHz, for 1 µm, 0.316 µm, and 100 nm channel lengths, respectively. CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling Charge injection by the switch - 2 Charge injection cancellation techniques: (a) short fall time of the clock and half-sized dummy switches, (b) fully-differential structure CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling Low-voltage S/H circuits - 1 On-conductance of a CMOS switch for two different supply voltages: (a) VDD = 5V and (b) VDD = 1.5 V CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling Low-voltage S/H circuits - 2 (a) Available output swing obtained by dc-shifting the input signal applied to the n- and p-MOS switches (VDSsat is the voltage margin to either VDD or ground required for the proper operation of the blocks, e.g., amplifiers, connected to the switches); (b) Low-voltage S/H that provides dc bias for proper operation of both switches CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling Low-voltage S/H circuits - 3 Bootstrapped MOS switch: (a) Simplified schematic and (b) Input (source) and clock (gate) signals CMOS Analog Design Using All-Region MOSFET Modeling

Jitter analysis T is a random variable the standard deviation of which is called (aperture) jitter a, measured in (rms) seconds. Typical clocks: jitter of 100 ps rms, high quality clocks jitter of 1 ps rms. the signal-to-noise (SNR) of the S/H due to clock jitter is given by CMOS Analog Design Using All Region MOSFET Modeling CMOS Analog Design Using All-Region MOSFET Modeling 14

CMOS Analog Design Using All-Region MOSFET Modeling Resolution vs. sampling rate in A/D Resolution, in number of bits, as stated by the manufacturer, versus sampling rate, for A/D converters implemented in silicon CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling Basics of switched-capacitor (SC) filters Thus, on average, the switched capacitor behaves as a resistor with its resistance value given by CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling First-order low-pass SC filter CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling Switched-capacitor integrators – 1 (a) Continuous-time and (b) parasitic-sensitive switched-capacitor integrators. CMOS Analog Design Using All-Region MOSFET Modeling

(a) Non-inverting and (b) inverting parasitic-insensitive integrators Switched-capacitor integrators – 2 v2 v1 C1 C2 1 2 (a) (b) (a) Non-inverting and (b) inverting parasitic-insensitive integrators CMOS Analog Design Using All-Region MOSFET Modeling

(a) Elementary charge mirror and (b) Basic SC signal processing blocks SC circuits as charge processors - 1 (a) Elementary charge mirror and (b) Basic SC signal processing blocks CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling SC circuits as charge processors - 2 Third-order SC filter CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling SC circuits as charge processors - 3 Signal-flow graph of the third-order SC filter CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Design Using All-Region MOSFET Modeling SC circuits as charge processors - 4 Measured output waveforms at (a) an intermediate node and (b) output node of an SC filter implemented with nonlinear capacitors, with the exception of the linear input and output capacitors CMOS Analog Design Using All-Region MOSFET Modeling