Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board ---> KIP – HD ---> Worms ● Open issues
Marc R. StockmeierDCS-meeting, CERN DCS overview ● Hirachical structure ● Front end configuration via DCS ● Monitoring ● Trigger distribution (hardwarewise)
Marc R. StockmeierDCS-meeting, CERN DCS implementation ● Layered structure – Supervisory layer = PVSS(DIM + (OPC)), DIM DNS... – Network layer = easynet + switches -> optics – Control layer = DCS board + DIM – Detector layer = scsb + JTAG
Marc R. StockmeierDCS-meeting, CERN HD
Marc R. StockmeierDCS-meeting, CERN DCS Board ● Design freeze ● First prototype April ● ARM processor based technology ● 100k FPGA flexibility ● 32MB RAM ● LINUX system
Marc R. StockmeierDCS-meeting, CERN Next steps ● Interface to LV/HV supplies ● Interface to Cooling ● Interface to Gas system – OPC Server on Telemecanique PLC (at the moment) ● Implementation in PVSS using FSMs
Marc R. StockmeierDCS-meeting, CERN Services
Marc R. StockmeierDCS-meeting, CERN Introduction ● DCS-board status report
Marc R. StockmeierDCS-meeting, CERN DCS board ● Power up/down ● MCM setup (initialisation, pedestal setting, and storing) ● clock distribution (TTCrx) ● Trigger distribution (TTCrx) ● ethernet interface ● testing tools: merger/MCM testing (LVDS) ● emergency handling – shutdown – JTAG-recovery (FPGA, FLASH ROM) ● ADC possibilities: – measurement of power bar voltages – Temperature – Humidity sensor
Marc R. StockmeierDCS-meeting, CERN DCS on the chamber Eight read-out boards controlled by one DCS board MCM setup (initialisation, pedestal setting, and storing) clock distribution (TTCrx) Trigger distribution (TTCrx) testing tool: merger/MCM testing (LVDS)
Marc R. StockmeierDCS-meeting, CERN DCS Interfaces Optical clock receiver link (TTCrx) Ethernet link JTAG in/out 8 analog Inputs 16bit/10Sps 8 pseudo LVDS inputs and outputs 24 switching lines UART I 2 C Autonomous power Optional ● CMC connector ● Two 8 bit port
Marc R. StockmeierDCS-meeting, CERN DCS functional Block Altera FPGA with ARM core and 100k gates Ethernet phsical layer chip 32 MByte SDRAM 16 Mbyte flash EPROM TTCrx clock recovery 3.3 and 1.8 Volt coltage regulators RS422 driver and receiver for JTAG LVDS clock and trigger driver Watchdog and Voltage Supervisor 16 (24) Bit ADC with 10 Samples per second
Marc R. StockmeierDCS-meeting, CERN JTAG Fault Recovery DCS JTAG revitalization system: JTAG master implemented on each DCS-board. Dedicated JTAG loop to repair inconsistent program or configuration data of adjacent DCS boards.
Marc R. StockmeierDCS-meeting, CERN Board Layout Size: 100 x 120mm Height: 10.5 mm max.
Marc R. StockmeierDCS-meeting, CERN DCS board status ● TPC will use the same DCS-board ● design freeze ● DCS-board routed with 8 layers (6 layers????) ● April first prototype ● working document: Board/current/index.html
Marc R. StockmeierDCS-meeting, CERN NIOS with scsb ● Connection to MCMs – Slow control serial bus (scsb)
Marc R. StockmeierDCS-meeting, CERN TRAP prototype ● Positive test with scsb ● TRAP chip prototype – Positve test with scsb
Marc R. StockmeierDCS-meeting, CERN Easynet test setup
Marc R. StockmeierDCS-meeting, CERN Work in progress ● Porting uClinux to the CIA-board (Cluster Interface Adapter) ● Testboard for the Intel PHY for EPXA-dev-board ● Porting Linux to the DCS board ● Porting the device driver to Linux on ARM-processor