Presentation is loading. Please wait.

Presentation is loading. Please wait.

June 9, 20056.11s 20051 Massachusetts Institute of Technology 6.11s: Design of Motors, Generators and Drive Systems Switching Patterns and Simple Implementation.

Similar presentations


Presentation on theme: "June 9, 20056.11s 20051 Massachusetts Institute of Technology 6.11s: Design of Motors, Generators and Drive Systems Switching Patterns and Simple Implementation."— Presentation transcript:

1 June 9, 20056.11s 20051 Massachusetts Institute of Technology 6.11s: Design of Motors, Generators and Drive Systems Switching Patterns and Simple Implementation J. L. Kirtley Jr. June 9, 2005 ©2005, J.L. Kirtley Jr.

2 June 9, 20056.11s 20052 Here is your basic three phase bridge

3 June 9, 20056.11s 20053 Suppose we have this situation:

4 June 9, 20056.11s 20054 Here is one way of switching that circuit: The arrows designate when a switch is ON

5 June 9, 20056.11s 20055 Here is what is on in State 0: V a = V, V b = V, V c = 0 V n = 2V/3

6 June 9, 20056.11s 20056 V a = 0, V b = V, V c = 0 V n = V/3 Here is what is on in State 1:

7 June 9, 20056.11s 20057 V a = 0, V b = V, V c = V V n = 2V/3 Here is what is on in State 2:

8 June 9, 20056.11s 20058 V a = 0, V b = 0, V c = V V n = V/3 Here is what is on in State 3:

9 June 9, 20056.11s 20059 V a = V, V b = 0, V c = V V n = 2V/3 Here is what is on in State 4:

10 June 9, 20056.11s 200510 V a = V, V b = 0, V c = 0 V n = V/3 Here is what is on in State 5:

11 June 9, 20056.11s 200511 Voltages: Line-Line Voltages are well defined

12 June 9, 20056.11s 200512 To generate switching signals: Totem Pole A is High in states 0, 4 and 5 Totem Pole B is High in states 0, 1 and 2 Totem Pole C is High in states 2, 3 and 4 This allows us to use very simple logic: A = S0 + S4 + S5 B = S0 + S1 + S2 C = S2 + S3 + S4

13 June 9, 20056.11s 200513 To generate switch signals Note that either top or bottom switch is on in each phase Generation of states: we will do this a bit later (see below)

14 June 9, 20056.11s 200514 This ‘six pulse’ switching strategy: Makes good use of the switching devices Also requires ‘shoot-through’ delays Has very simple logic We propose an alternative switching strategy Makes minimally less effective use of switches Uses a little more logic But does not risk shoot through

15 June 9, 20056.11s 200515 Here is a comparison of switching strategies 180 degree six- pulse 120 degree six pulse Give up a little timing between switch closings

16 June 9, 20056.11s 200516 Switches Q_1 and Q_5 are on: State0 Va = V, Vb = 0, Vc = V/2

17 June 9, 20056.11s 200517 Switches Q_1 and Q_6 are on: State1 Va = V, Vc = 0, Vb = V/2

18 June 9, 20056.11s 200518 Switches Q_2 and Q_6 are on: State2 Vb = V, Vc = 0, Va = V/2

19 June 9, 20056.11s 200519 Switches Q_2 and Q_4 are on: State3 Va = 0, Vb = V, Vc = V/2

20 June 9, 20056.11s 200520 Switches Q_3 and Q_4 are on: State4 Va = 0, Vc = V, Vb = V/2

21 June 9, 20056.11s 200521 Switches Q_3 and Q_5 are on: State5 Vc = V, Vb = 0, Va = V/2

22 June 9, 20056.11s 200522 This switching pattern results in these voltages

23 June 9, 20056.11s 200523 Switches turn on: Q1State_0 OR State_1 Q2State_2 OR State_3 Q3State_4 OR State_5 Q4State_3 OR State_4 Q5State_1 OR State_5 Q6State_1 OR State_2 Each switch is on for two states

24 June 9, 20056.11s 200524 So here is how to do it 3 bit input to ‘138 selects one of 8 outputs Active low output! ‘138 has 3 enable inputs: two low, one high

25 June 9, 20056.11s 200525 NAND (Not AND) Is the same as Negative Input OR The ‘138 output is ‘active low’: Matching bubbles makes an OR function

26 June 9, 20056.11s 200526 Now we must generate six states in sequence If we have a ‘clock’ with rising edges at the right time interval we can use a very simple finite state machine This could be a counter, reset when it sees ‘5’

27 June 9, 20056.11s 200527 Here is a good counter to use: 74LS163 This is a loadable counter: don’t need that feature Clear function is synchronous: so it clears only ON a clock edge Part is ‘edge triggered’: changes state on a positive clock edge P and T are enables: must pull them high

28 June 9, 20056.11s 200528 We already detect state 5 with the ‘138

29 June 9, 20056.11s 200529 Here is how to wire those two parts Count Seq: 000 001 010 011 100 101 000 001 …

30 June 9, 20056.11s 200530 Just for reference: some useful pinouts Note ‘00 has the same pinout as all two input gates

31 June 9, 20056.11s 200531 Variable Voltage: do the Pulse Width Modulation thing

32 June 9, 20056.11s 200532 Why do we need to PWM only the top switches? What happens with you turn OFF switch Q1?


Download ppt "June 9, 20056.11s 20051 Massachusetts Institute of Technology 6.11s: Design of Motors, Generators and Drive Systems Switching Patterns and Simple Implementation."

Similar presentations


Ads by Google