High Speed Electrical Data Transmission on Long Flex Cables Matthew Norgren, Peter Manning, Vitaliy Fadeyev, Jason Nielsen, Forest Martinez-McKinney Santa.

Slides:



Advertisements
Similar presentations
10-Nov-2005US ATLAS Tracking Upgrade Santa Cruz 1.
Advertisements

Electrical Data Transmission on Flex Cables at 320 Mbps Peter Manning, Vitaliy Fadeyev, Jason Nielsen Santa Cruz Institute for Particle Physics University.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.
Time-domain Reflectometry (TDR) Measurements
Hybrid Status Carl Haber 12-Aug-2008 UCSC. 6 x 3 cm, 6 chips wide 10 x 10 cm, 10 chips wide 1 meter, 3 cm strip, 30 segments/side 192 Watts (ABCD chip),
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
David Nelson STAVE Test Electronics July 21, ATLAS STAVE Test Results Version 1 David Nelson July 21, 2008.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
IC packaging and Input - output signals
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
© 2001 By Default! A Free sample background from Slide 1 Gigabit Optical Ethernet ECE 4006C – Spring 2002 – G1 Team Ryan.
Status of opto R&D at SMU Jingbo Ye Dept. of Physics SMU For the opto WG workshop at CERN, March 8 th, 2011.
SRS-DTC Links WG5 RD51 Miniweek Alfonso Tarazona Martínez, CERN PH-AID-DT.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
David Nelson IBL Data & TTC Transmission Baseline February 25, IBL Data and TTC Transmission Baseline Presented by David Nelson
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 3, 2014 Transmission Lines.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR Hardware Prototyping Status.
October 31st, 2005CSICS Presentation1 A 1-Tap 40-Gbps Decision Feedback Equalizer in a  m SiGe BiCMOS Technology Adesh Garg, Anthony Chan Carusone.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
1 Module and stave interconnect Rev. sept. 29/08.
L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Light weight readout cable simulations for inner barrel pixel readout
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
A.A. Grillo SCIPP-UCSC ATLAS 10-Nov Thoughts on Data Transmission US-ATLAS Upgrade R&D Meeting UCSC 10-Nov-2005 A. A. Grillo SCIPP – UCSC.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Design studies of a low power serial data link for a possible upgrade of the CMS pixel detector Beat Meier, Paul Scherrer Institut PSI TWEPP 2008.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 6, 2010 Transmission Lines.
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Transfering Trigger Data to USA15 V. Polychonakos, BNL.
Surfliner: Distortion-less Electrical Signaling for Speed of Light On- chip Communication Hongyu Chen, Rui Shi, Chung-Kuan Cheng Computer Science and Engineering.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
BER-tester for GEB board. Main components&restrictions TLK2501 serializer/deserializer/pseudo random generator Genesys FPGA development board Multiplexer.
SLHC ID electronics Novermber '10 Tony Weidberg1 High Speed Cable Testing Twinax cable FPGA based test system –BERT –Eye diagrams Upgrade to system Spice.
© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Receiver Group G1 David Gewertz Ryan Baldwin.
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
High speed signal transmission Jan Buytaert. Topics Electrical standards: CML,LVDS, SLVS Equalization. Testbench of a readout slice. Vacuum feed-throughs.
Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship.
Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
Transmission Line Studies Need to understand data transmission at 640 Mbps along bus tape. Analytic formulae FEA calculations from Roy. Network analyser.
Update on the Bus, the HDI and peripheral electronics M. Citterio on behalf of INFN Milano and University of Milan SuperB Workshop: SVT Meeting.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
Preamplifier R&D at University of Montreal for the drift chamber J.P. Martin, Paul Taras.
Update on pixel module interfaces On behalf of INFN Milano
Silicon Valley Test Conference 2013
IC packaging and Input - output signals
Day 38: December 4, 2013 Transmission Lines Implications
Detector building Notes of our discussion
CALICE DAQ Developments
Milano Activities: an update Mauro Citterio On behalf of INFN Milano
Pixel Module Interfaces Mauro Citterio On behalf of INFN Milano
The Role of Light in High Speed Digital Design
Twinax A Twinax is a dual coaxial cable with a common shield (“Extension” of TWP). 3 custom prototypes were produced for R&D purposes. Currently Cu wire.
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Presentation transcript:

High Speed Electrical Data Transmission on Long Flex Cables Matthew Norgren, Peter Manning, Vitaliy Fadeyev, Jason Nielsen, Forest Martinez-McKinney Santa Cruz Institute for Particle Physics University of California, Santa Cruz ACES Workshop at CERN 4 March 2009 Anthony Weidberg, Roy Wastie Oxford Martin Kocian, David Nelson, Su Dong SLAC

2009/02/25V. Fadeyev (UCSC)2 Outline Introduction Tools Impedance assessments Point-to-Point links Driving parallel lines Conclusions

2009/02/25V. Fadeyev (UCSC)3 Introduction A low-mass embedded flexible cable is a natural choice in stave-like concepts being developed in ATLAS to transmit the data from individual modules to the end for aggregation/readout. Investigating LVDS signal transmission on flex cable striplines of ~0.5-1m long at speeds of up to 320 Mbps. Assuming point-to-point links between hybrids and stave controller for data coming from the detector, at 160 or 320 MHz. Multi-tap clock/com lines run at likely lower speed.

2009/02/25V. Fadeyev (UCSC)4 Prototype Stave Cables Made connections for point-to-point links of up to 1 m long and the last group of 10 clock connections (parallel) A version of ATLAS strip stave’s prototype cable from Carl Haber at use at UCSC. – 1 meter long – Hybrid locations (taps) every 3.3 cm Use oscilloscopes and FPGAs for eye diagrams and bit error rate measurements. A similar cable (1.2 m, 24 taps, on carbon fibre) is built at Oxford for further prototyping.

2009/02/25V. Fadeyev (UCSC)5 Impedance Geometry: 4 mill width, separation, 0.7 mill height, 2 mill of dielectric to metal layers. Impedance calculation  56 Ohm. This is somewhat idealized model. In reality is more complicated, with a glue layer etc. Will test with 50 and 75 Ohm terminations. Al adhesive double-sticky tape Cu kapton

2009/02/25V. Fadeyev (UCSC)6 TDR scope plots Clear reflections with 75 Ohms. Z ~ 30 to 50 Ohms (single ended) Impedance tests on the Oxford cable (does not have to be exactly the same as for previous cable).

2009/02/25V. Fadeyev (UCSC)7 Point-to-Point Links

50 Ohm75 Ohm ~1m Data30 ~50cm Data18 ~10cm Data03 ED on point-to-point links at 160 MHz LVDS is a current source standard => Amplitude = 3.5 mA x Termination

2009/02/25V. Fadeyev (UCSC)9 Transitions At the driverAfter 1m long trace See a small-scale irregularity, and a slow leveling off after transition. The irregularity is likely to be a property of the driver (SN65LVDS100). The slow transition is a property of the line (next slide).

2009/02/25V. Fadeyev (UCSC)10 Simulations HyperLynx, one of the industry-standard packages from Mentor Graphics. 2D Field solver, works off a PCB/cable layout. Simulated with loss tangent D = 0.002, 0.02 (standard for FR4), 0.2. Only see a significant difference in the latter (extreme) case. => Most of the “slow rise” effect due to Skin effect? D = 0.002, 0.02 D = 0.2

50 Ohm75 Ohm C = 0 pF C = 20 source C = 20 Termination ED tests with extra MHz

2009/02/25V. Fadeyev (UCSC)12 Transmission test at 320 MHz Error out Cable is enclosed between LVDS buffers to limit the effect of other connections. FPGA Flex cable D R LVDS buffer Twisted pair for return signal LVDS buffer SN65LVDS100

2009/02/25V. Fadeyev (UCSC)13 “Bathtub” Curve for Data Links Error rate as a function of clock phase. See a working region of ~2.5 ns with 4.16x10^9 samples. No significant change in performance with C = 10 pF at either source or termination end. Simulation ED Error rate measurement

2009/02/25V. Fadeyev (UCSC)14 IBL Data Transmission using the ATPIX Transceiver Chip Test-up includes: –Xilinx ML-405 development board –Random pattern test code Martin Kocian –ATPIX LVDS test chip –Two PPA-0 flex circuits – 50 cm –One HRS connector –One – 4 meter twisted pair 36 AWG wire –160 Mbps data rate –Eye pattern is 317mV, need > 200mV –Cross talk measurement OK –We should consider MLVDS receivers Eye requirement is 100mV –No 150 Mbps or 350 Mbps Error rate better than 2* Mbps SLAC test of data transmission through 50 cm flex + 4 m twisted pair.

2009/02/25V. Fadeyev (UCSC)15 Driving Parallel Connections

2009/02/25V. Fadeyev (UCSC)16 Eye Diagrams at 80 MHz Source MiddleTermination (75 Ohm) Eye diagrams on Oxford cable (L=1.2m) with 24 x DS91D180 (M-LVDS receivers with C = ~2.5 pF).

2009/02/25V. Fadeyev (UCSC)17 BERT and Jitter at 80 MHz At Source At termination (75 Ohm) BERT and jitter measurements on Oxford cable (L=1.2m) with 24 x DS91D180 (M-LVDS receivers with C = ~2.5 pF).

10 x 0 pF10 x 2 pF10 x 6 pF Tap9 furtherst Tap5 middle Tap0 MHz 75 Ohm Parallel loading of multiple receivers

10 x 0 pF10 x 2 pF10 x 6 pF Tap9 furthest Tap5 middle Tap0 MHz 50 Ohm Parallel loading of multiple receivers

2009/02/25V. Fadeyev (UCSC)20 Conclusions Data transmission on point-to-point links is ok at 320 MHz. Extra capacitance of 10 pF does not deteriorate the performance. A combination of flex cable + long twisted pair works as well. Driving a group of parallel loads looks possible at 160 MHz when each load is ~few pF. Verified at 80 MHz with commercial receivers with C = 2.5 pF. Have a simulation tool that could be useful with cable design and engineering. Work is in progress, more system-level testing to be done.

2009/02/25V. Fadeyev (UCSC)21 Backup Slides

2009/02/25V. Fadeyev (UCSC)22 BERT Development Got a firmware error-counting design at 320 MHz with Virtex-5 FPGA board to work. An option to scan the phase of in-coming data latch to find the working phase margin and amount of jitter in the system. “Raw” bit error counting from PRBS: No packets/framing. No DC-balancing (8/10 or 64/66 or else) encoding No pre/de-emphasis on LVDS lines.

2009/02/25V. Fadeyev (UCSC)23 Effect of Multiple trace bends PRBS data (320 MHz) after longest “dataout” trace of the long cable. PRBS data (320 MHz) after longest “clock” trace of the long cable. 30 x 15 x

2009/02/25V. Fadeyev (UCSC)24 Cross-Talk Measure cross-talk signal on adjacent terminated trace (orange) separated by 100 microns (same as stripline width) Drive differential pair with 100 MHz clock (blue) Note different scales: cross-talk amplitude is less than 5%. At source endAt termination end

2009/02/25V. Fadeyev (UCSC)25 “Bathtub” Curves for Parallel Loads Our LVDS buffers have built-in 100 Ohm termination => Can only look at the error rate on the last tap. Do scans for no C loads, and 2, 4, …, 10 loads of 2 pF. The working region contracts from ~ 5.0 ns to 4.5 ns.